Alternatives and similar repositories for computer-organization-logisim

Users that are interested in computer-organization-logisim are comparing it to the libraries listed below

• wuhanstudio / nand2tetris-iverilog
  A 16-bit Hack CPU from scratch on FPGA.
  ☆59Updated 5 years ago
• hm-riscv / vscode-riscv-venus
  VS Code extension with the Venus RISC-V simulator
  ☆82Updated last year
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆129Updated 7 years ago
• ShawnHymel / introduction-to-fpga
  ☆188Updated 3 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 4 months ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆241Updated last year
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆225Updated 4 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• schoeberl / cae-lab
  Lab Material for CAE
  ☆43Updated last year
• embench / embench-iot
  The main Embench repository
  ☆297Updated last year
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆50Updated 8 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆106Updated 3 months ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆85Updated 5 months ago
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆58Updated last year
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆103Updated 4 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆171Updated 5 years ago
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆180Updated 11 months ago
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆159Updated 2 months ago
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆107Updated 9 months ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆94Updated 5 years ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆54Updated 2 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆205Updated 4 years ago
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆96Updated last year
• tilk / digitaljs_online
  Online demonstration for DigitalJS
  ☆141Updated last year
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆150Updated 10 years ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆152Updated 6 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆158Updated 8 months ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆111Updated last year