A 16-bit Hack CPU from scratch on FPGA.
☆61Nov 15, 2020Updated 5 years ago
Alternatives and similar repositories for nand2tetris-iverilog
Users that are interested in nand2tetris-iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Apr 20, 2026Updated last month
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆13Apr 22, 2026Updated last month
- Airkiss 协议的实现以及扩展应用☆17Mar 3, 2023Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆16Oct 3, 2023Updated 2 years ago
- rosserial on RT-Thread (ROS1).☆24Nov 8, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 如何把一个大型第一人称射击游戏保存在只有 256KB Flash 的 STM32F103RC 里面☆16Mar 8, 2020Updated 6 years ago
- U8g2 for rt-thread - a monochrome graphics library☆79Sep 21, 2023Updated 2 years ago
- Interpretable Machine Learning for COVID-19☆11Aug 24, 2021Updated 4 years ago
- ☆11May 26, 2020Updated 6 years ago
- MicroROS on RT-Thread (ROS2).☆30Oct 31, 2022Updated 3 years ago
- U8g2 for arm linux - a monochrome graphics library☆62Sep 22, 2023Updated 2 years ago
- An IMU Filter using RT-Thread (STM32L4 + ICM-20608, a 6-axis IMU).☆15Mar 12, 2023Updated 3 years ago
- Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。☆17Jun 9, 2026Updated last week
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Drivers for Espressif to be used with LVGL and epapers using epdiy ESP32S3 controller (v7 fastest Board). In progress☆17May 22, 2024Updated 2 years ago
- This program captures an image from a Linux video device (/dev/video0) and then displays and saves it using OpenCV4.☆13Feb 2, 2022Updated 4 years ago
- Tiny MCUME esp81 ttgo vga32☆11Aug 26, 2023Updated 2 years ago
- Adversarial Detection v.s. Object Detection.☆14Jul 29, 2023Updated 2 years ago
- Dhrystone/Whetstone benchmark for esp-idf☆16Feb 15, 2025Updated last year
- i2c 调试小工具☆17May 17, 2023Updated 3 years ago
- oreboot is a fork of coreboot, with C removed, written in Rust.☆18May 23, 2026Updated 3 weeks ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Mar 7, 2020Updated 6 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A User Space Threading Library☆20May 9, 2024Updated 2 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Open Neural Network Exchange model parser in C☆16Jul 26, 2025Updated 10 months ago
- ☆14Sep 25, 2020Updated 5 years ago
- the ultimate yak shave☆23Jul 17, 2020Updated 5 years ago
- Port Fake86 to TTGO VGA32☆21Nov 13, 2023Updated 2 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Micro-XRCE-DDS-Client RT-Thread package, which provide publish/subscribe function with DDS and ROS2 environment.☆18Apr 14, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- ☆12Sep 18, 2024Updated last year
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- Catmull-Clark subdivision surface deformation tool.☆12Mar 7, 2017Updated 9 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago