Alternatives and similar repositories for Logisim-RISC-V:

Users that are interested in Logisim-RISC-V are comparing it to the libraries listed below

• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 3 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 7 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆66Updated last year
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆46Updated 2 years ago
• keithallatt / logisim-cpu
  4 Bit CPU build in Logisim Evolution, with Compiler and IDE.
  ☆22Updated 4 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆73Updated 2 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated 4 months ago
• bernardo-andreeti / 6502
  VHDL description of 6502 processor with FPGA synthesis support.
  ☆30Updated 9 years ago
• mrw00kie / s5M0802
  ☆15Updated 6 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆16Updated 6 years ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆143Updated last week
• TinyTapeout / tt02-submission-template
  Submission template for TT02
  ☆24Updated 2 years ago
• rtfb / riscv-hobby-os
  ☆28Updated 10 months ago
• smunaut / iCE40linux
  Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker
  ☆98Updated 2 years ago
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆32Updated 9 months ago
• wel97459 / FPGACosmacELF
  A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
  ☆40Updated 4 years ago
• cadpnq / risk-vee
  A small, microcoded RISC-V processor.
  ☆9Updated 8 years ago
• CompuSAR / wd65c02
  Cycle accurate FPGA implementation of various 6502 CPU variants
  ☆29Updated 2 years ago
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆19Updated 2 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆142Updated 10 years ago
• ajithcodesit / 8-bit_fpga_cpu
  An 8-Bit CPU implemented in an FPGA
  ☆18Updated 4 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆91Updated 2 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆139Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated 2 weeks ago
• juj / HDMI_testikuva
  Sipeed Tang Nano 4K FPGA implementation of the static tuning picture I watched on TV as a kid.
  ☆17Updated 2 years ago
• grughuhler / picorv32_tang_nano_20k
  PicoRV32 RISC-V project for Tang Nano 20K FPGA development board
  ☆25Updated 10 months ago
• RobertBaruch / riscv-reboot
  ☆42Updated 4 years ago
• Arlet / verilog-65C02-fsm
  ☆32Updated 2 years ago
• rschlaikjer / fpga-3-softcores
  Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware
  ☆11Updated 4 years ago
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆36Updated 4 years ago