Alternatives and similar repositories for Logisim-RISC-V

Users that are interested in Logisim-RISC-V are comparing it to the libraries listed below

• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 8 years ago
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 3 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆50Updated 2 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆67Updated last year
• mrw00kie / s5M0802
  ☆15Updated 6 years ago
• ajithcodesit / 8-bit_fpga_cpu
  An 8-Bit CPU implemented in an FPGA
  ☆18Updated 4 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆73Updated 2 years ago
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆49Updated 8 years ago
• keithallatt / logisim-cpu
  4 Bit CPU build in Logisim Evolution, with Compiler and IDE.
  ☆23Updated 4 years ago
• juanmard / screen-pong
  Pong game in a FPGA.
  ☆94Updated 4 years ago
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆144Updated 10 years ago
• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆44Updated 5 months ago
• davidmjc / 6502
  svg schematic of the 6502 microprocessor
  ☆91Updated 7 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆93Updated 2 years ago
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆117Updated 4 months ago
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆14Updated 3 months ago
• CompuSAR / wd65c02
  Cycle accurate FPGA implementation of various 6502 CPU variants
  ☆28Updated 3 years ago
• adzialocha / 8bit
  Notes on building a 8bit CPU
  ☆53Updated 7 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆37Updated 2 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆61Updated last week
• hrvach / Life_MiSTer
  Conway's Game of Life in FPGA
  ☆30Updated 5 years ago
• TimRudy / ice-chips-verilog
  IceChips is a library of all common discrete logic devices in Verilog
  ☆144Updated 6 months ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆32Updated 8 years ago
• fernung / Logisim-74-Series-ICs
  ☆11Updated 4 years ago
• redfast00 / RCPU
  A pure Python 16 bits CPU emulator
  ☆47Updated 5 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 3 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆67Updated 10 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆142Updated last year
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆19Updated 2 years ago