Alternatives and similar repositories for Logisim-RISC-V

Users that are interested in Logisim-RISC-V are comparing it to the libraries listed below

• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 4 years ago
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆120Updated 9 months ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆68Updated 2 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• keithallatt / logisim-cpu
  4 Bit CPU build in Logisim Evolution, with Compiler and IDE.
  ☆27Updated 5 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆54Updated 2 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆143Updated last year
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆73Updated 2 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆72Updated last month
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• grughuhler / picorv32_tang_nano_20k
  PicoRV32 RISC-V project for Tang Nano 20K FPGA development board
  ☆30Updated last year
• cnlohr / embeddedDOOM
  "emdoom" - a port of DOOM targeted for memory-strapped systems.
  ☆119Updated 2 years ago
• mrw00kie / s5M0802
  ☆15Updated 7 years ago
• rj45 / rj32
  A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.
  ☆125Updated 3 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆14Updated 3 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆45Updated 2 months ago
• Kenny2github / V2MC
  Synthesize Verilog to Minecraft redstone
  ☆19Updated 11 months ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆209Updated last week
• davidmjc / 6502
  svg schematic of the 6502 microprocessor
  ☆96Updated 11 months ago
• OLIMEX / iCE40HX8K-EVB
  iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs
  ☆38Updated 11 months ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆71Updated 6 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆98Updated 3 years ago
• DerULF1 / 8bit-computer
  Project Description for my Breadboard Computer
  ☆106Updated 2 weeks ago
• TinyTapeout / tt02-submission-template
  Submission template for TT02
  ☆25Updated 2 years ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆75Updated last year
• jarikomppa / emu8051
  8051/8052 emulator with curses-based UI
  ☆129Updated last year
• eddiewastaken / logisim-discrete-CPU
  An 8-Bit (mostly) discrete CPU, built in Logisim.
  ☆72Updated 3 years ago
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆41Updated 5 years ago