An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
☆150Sep 22, 2025Updated 9 months ago
Alternatives and similar repositories for apple-one
Users that are interested in apple-one are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆16Apr 23, 2018Updated 8 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆317May 25, 2023Updated 3 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- Acorn Atom implementation for the Ice40 (myStorm BlackIce)☆17Jun 1, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ken's Rather Useless Symbolic Assembly Development Environment for the Replica 1☆22Nov 16, 2016Updated 9 years ago
- ZX Spectrum implementation on Tang Nano 9K☆14Mar 25, 2024Updated 2 years ago
- Verilog code for a simple synth module; developed on TinyFPGA BX☆104Nov 13, 2019Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Feb 3, 2023Updated 3 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated 2 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Simulator of digirule 2A (https://bradsprojects.com/digirule2/) written in Python (by roro & wawa)☆12Jul 15, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- PDP-11/70 CPU core and SoC☆144Jun 10, 2024Updated 2 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆94Aug 10, 2018Updated 7 years ago
- A minimal complexity fpga board☆13Jun 1, 2022Updated 4 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board☆15Dec 23, 2016Updated 9 years ago
- A Verilog HDL model of the MOS 6502 CPU☆383Apr 8, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source design files for the TinyFPGA B-Series boards.☆200Nov 10, 2021Updated 4 years ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- Digital FM Radio Receiver for FPGA☆66Dec 26, 2015Updated 10 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Roland Gustafsson's RWTS18 source code.☆18Jul 19, 2016Updated 10 years ago
- ☆31Apr 3, 2021Updated 5 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Nov 24, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IBM PC Compatible SoC for a commercially available FPGA board☆75Oct 26, 2016Updated 9 years ago
- A simple GPU on a TinyFPGA BX☆81Sep 3, 2018Updated 7 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 9 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆84Jul 11, 2024Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- ☆18May 11, 2017Updated 9 years ago
- IO expansion board compatible with Digilent Arty A7☆13Aug 7, 2023Updated 2 years ago