alangarf / apple-oneLinks
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
☆143Updated last year
Alternatives and similar repositories for apple-one
Users that are interested in apple-one are comparing it to the libraries listed below
Sorting:
- IceChips is a library of all common discrete logic devices in Verilog☆144Updated 7 months ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- PanoLogic Zero Client G1 reverse engineering info☆74Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆77Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆239Updated 6 years ago
- Pano Logic G2 Reverse Engineering Project☆142Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated this week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 8 years ago
- NES in Verilog☆197Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- An Open Source configuration of the Arty platform☆129Updated last year
- A reimplementation of a tiny stack CPU☆83Updated last year
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs☆156Updated 4 years ago
- A Verilog HDL model of the MOS 6502 CPU☆343Updated 2 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆272Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆81Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- mystorm sram test☆27Updated 7 years ago