alangarf / apple-one
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
☆138Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for apple-one
- A FPGA core for a simple SDRAM controller.☆116Updated 3 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆135Updated this week
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆52Updated 8 years ago
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- ☆73Updated 3 weeks ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆230Updated 5 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆70Updated last year
- Z80 CPU for OpenFPGAs, with Icestudio☆75Updated 5 months ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- A Verilog HDL model of the MOS 6502 CPU☆327Updated last year
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆70Updated last month
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆59Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 7 years ago
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 2 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆76Updated 12 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆104Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆251Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- PanoLogic Zero Client G1 reverse engineering info☆70Updated 7 months ago
- NES in Verilog☆189Updated 3 years ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆29Updated 2 years ago
- List of all links you can try with ULX3S☆93Updated 3 years ago
- Pano Logic G2 Reverse Engineering Project☆138Updated 3 years ago
- An Open Source configuration of the Arty platform☆122Updated 10 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆68Updated 8 years ago