RobertBaruch / plugh-1Links
A CPU on an FPGA that you can play Zork on
☆49Updated 8 years ago
Alternatives and similar repositories for plugh-1
Users that are interested in plugh-1 are comparing it to the libraries listed below
Sorting:
- ☆74Updated last week
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆146Updated last week
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆145Updated 7 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- Reverse engineering the XC2064 FPGA☆78Updated 4 years ago
- Open PicoBlaze Assembler☆63Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Tools for FPGA development.☆47Updated this week
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 weeks ago
- mystorm sram test☆28Updated 7 years ago
- Recreating an NES in verilog☆13Updated 10 months ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 8 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- Portable HyperRAM controller☆56Updated 7 months ago