flokrieger / Aloha-HE
☆14Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for Aloha-HE
- ☆24Updated 3 months ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆14Updated 2 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago
- ☆18Updated 2 years ago
- Parametric NTT/INTT Hardware Generator☆59Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆25Updated 2 years ago
- ☆23Updated 4 years ago
- ☆16Updated 4 months ago
- ☆20Updated last year
- ☆33Updated 3 months ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆55Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- Hardware implementation of Saber☆7Updated 4 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆16Updated 3 months ago
- ☆45Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- ☆17Updated 6 months ago
- This script generates and analyzes prefix tree adders.☆36Updated 3 years ago
- ☆20Updated 4 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆30Updated 4 years ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆94Updated last year
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆11Updated last year
- Verilog Hardware Design of Ascon v1.2☆19Updated last week
- ☆12Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago