☆57May 28, 2023Updated 3 years ago
Alternatives and similar repositories for intel-training-modules
Users that are interested in intel-training-modules are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Tutorial☆238Mar 7, 2026Updated 6 months ago
- ☆14Apr 29, 2024Updated 2 years ago
- Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically f…☆123Jul 17, 2023Updated 3 years ago
- This repository consists of all chipdev.io practice questions☆33Oct 11, 2023Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- ☆17Sep 5, 2025Updated last year
- ☆12Sep 18, 2024Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- ☆55Jan 26, 2023Updated 3 years ago
- ☆129Nov 30, 2025Updated 9 months ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 11, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆27Feb 26, 2021Updated 5 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- VUnit GitHub action☆19May 23, 2021Updated 5 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- high level VHDL floating point library for synthesis in fpga☆18Sep 4, 2026Updated 2 weeks ago
- A small, lightweight web server☆15Jan 21, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated last year
- ☆49Apr 1, 2026Updated 5 months ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- Examples illustrating usage of the rocBLAS library☆17Aug 12, 2024Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 5 years ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆31Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆35Jul 1, 2026Updated 2 months ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- Open Programmable Acceleration Engine☆270Jul 10, 2026Updated 2 months ago
- VCS-1 system☆17Feb 28, 2024Updated 2 years ago