☆56May 28, 2023Updated 3 years ago
Alternatives and similar repositories for intel-training-modules
Users that are interested in intel-training-modules are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Tutorial☆229Mar 7, 2026Updated 4 months ago
- ☆14Apr 29, 2024Updated 2 years ago
- Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically f…☆124Jul 17, 2023Updated 3 years ago
- This repository consists of all chipdev.io practice questions☆26Oct 11, 2023Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Firmware / software / Verilog for the Photon camera☆18Jul 12, 2026Updated last week
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ☆17Sep 5, 2025Updated 10 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- ☆55Jan 26, 2023Updated 3 years ago
- ☆124Nov 30, 2025Updated 7 months ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆28Jun 4, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Feb 26, 2021Updated 5 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- VUnit GitHub action☆19May 23, 2021Updated 5 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 7 months ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- A small, lightweight web server☆15Jan 21, 2021Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 10 months ago
- ☆47Apr 1, 2026Updated 3 months ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆20Jan 15, 2019Updated 7 years ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 5 years ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆31Apr 16, 2026Updated 3 months ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆145Apr 3, 2020Updated 6 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year