☆46May 28, 2023Updated 2 years ago
Alternatives and similar repositories for intel-training-modules
Users that are interested in intel-training-modules are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆197Mar 7, 2026Updated 2 weeks ago
- ☆14Apr 29, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- ☆12Sep 18, 2024Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆22Mar 25, 2025Updated 11 months ago
- ☆19Nov 26, 2025Updated 3 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- ☆14Mar 9, 2026Updated last week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- ☆46Sep 30, 2025Updated 5 months ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- Examples illustrating usage of the rocBLAS library☆17Aug 12, 2024Updated last year
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆140Apr 3, 2020Updated 5 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 8 months ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- ☆16Oct 18, 2020Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- ☆40Updated this week
- ☆11Feb 19, 2024Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆15Mar 19, 2022Updated 4 years ago
- ☆12Aug 3, 2021Updated 4 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- labs and exercises for EECE.6540 Heterogeneous Computing at UMass Lowell☆13Jun 13, 2023Updated 2 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 4 years ago
- ☆12Aug 1, 2022Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Apr 15, 2022Updated 3 years ago
- ☆11Jan 6, 2022Updated 4 years ago
- A Post-Quantum Encryption Algorithm☆17Jul 3, 2020Updated 5 years ago
- An implementation of the NTRU encryption and decryption algorithm in Python 3☆16Sep 29, 2024Updated last year
- ☆15Dec 1, 2022Updated 3 years ago
- VHDL model of TMS5220 voice synthesizer processor☆24Mar 27, 2023Updated 2 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆20Mar 7, 2024Updated 2 years ago