☆46May 28, 2023Updated 2 years ago
Alternatives and similar repositories for intel-training-modules
Users that are interested in intel-training-modules are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆194Nov 30, 2025Updated 3 months ago
- ☆12Sep 18, 2024Updated last year
- ☆17Sep 5, 2025Updated 5 months ago
- Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically f…☆123Jul 17, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Updated this week
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- ☆14Aug 19, 2025Updated 6 months ago
- GPU Memory Reservation Library☆24Updated this week
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- A guide on how to emulate an NVMe SPDM responder device with QEMU and Linux. Additionally, instructions on setting up and testing the (in…☆11Sep 3, 2024Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ☆14Updated this week
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- ☆15Mar 19, 2022Updated 3 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- ☆11Jan 6, 2022Updated 4 years ago
- ☆15Sep 22, 2023Updated 2 years ago
- ☆46Sep 30, 2025Updated 5 months ago
- Linux applications to manage, test and develop devices supporting DMTF Security Protocol and Data Model (SPDM)☆18Feb 6, 2026Updated 3 weeks ago
- Denon Heos client for Node.js☆12Feb 29, 2024Updated 2 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Dec 9, 2023Updated 2 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Jan 11, 2023Updated 3 years ago
- ☆15Jan 5, 2026Updated last month
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- A software development toolkit for signal processing which uses blocks☆15Feb 11, 2026Updated 2 weeks ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆19Feb 20, 2026Updated last week