stnolting / cjtag_bridgeLinks
🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
☆25Updated 3 years ago
Alternatives and similar repositories for cjtag_bridge
Users that are interested in cjtag_bridge are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- USB Full Speed PHY☆46Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆25Updated 3 weeks ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- turbo 8051☆29Updated 8 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆30Updated 5 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ☆45Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated this week
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆36Updated last year
- WCH CH569 SerDes Reverse Engineering☆27Updated 3 years ago
- ☆18Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆46Updated 3 months ago