stnolting / cjtag_bridgeLinks
🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
☆25Updated 3 years ago
Alternatives and similar repositories for cjtag_bridge
Users that are interested in cjtag_bridge are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆30Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆43Updated 2 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- turbo 8051☆29Updated 8 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- ☆20Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- AGM bitstream utilities and decoded files from Supra☆44Updated 2 months ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 10 months ago
- ☆45Updated 2 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 8 years ago
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆27Updated 3 years ago
- USB capture IP☆22Updated 5 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago