JeffreySamuel / canny_edge_detection_in_FPGALinks
In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. The input image is stored on a PC and fed to the FPGA. The output processed image is displayed on a VGA monitor.
☆21Updated 3 years ago
Alternatives and similar repositories for canny_edge_detection_in_FPGA
Users that are interested in canny_edge_detection_in_FPGA are comparing it to the libraries listed below
Sorting:
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆41Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- fpga跑sobel识别算法☆36Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆150Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆155Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- AXI DMA 32 / 64 bits☆115Updated 11 years ago
- Convolutional Neural Network RTL-level Design☆61Updated 3 years ago
- AXI总线连接器☆101Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆194Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆185Updated 8 months ago
- Implementation of CNN using Verilog☆219Updated 7 years ago
- 2023集创赛紫光同创杯一等奖项目☆119Updated last year
- 数字IC秋招项目、手撕代码☆35Updated last year
- FPGA实现简单的图像处理算法☆48Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆123Updated 6 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆338Updated 2 years ago
- FPGA☆125Updated 5 years ago
- image processing based FPGA☆109Updated 3 years ago
- AMBA bus lecture material☆452Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- ☆51Updated 2 months ago
- Senior Design Project at UW-Madison ECE☆15Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆236Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆227Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated 2 years ago