DOUDIU / Hardware-Implementation-of-the-Canny-Edge-Detection-AlgorithmLinks
The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆45Updated last year
Alternatives and similar repositories for Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm
Users that are interested in Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm are comparing it to the libraries listed below
Sorting:
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆210Updated 2 years ago
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆215Updated 2 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- FPGA图像处理仿真平台☆28Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆23Updated 4 years ago
- fpga跑sobel识别算法☆45Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆174Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆141Updated last year
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.