DOUDIU / Hardware-Implementation-of-the-Canny-Edge-Detection-AlgorithmLinks
The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆41Updated last year
Alternatives and similar repositories for Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm
Users that are interested in Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm are comparing it to the libraries listed below
Sorting:
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- fpga跑sobel识别算法☆38Updated 4 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- FPGA实现简单的图像处理算法☆48Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆119Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆339Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- image processing based FPGA☆110Updated 3 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆22Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆70Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- FPGA☆126Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆106Updated last week
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆200Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆40Updated last year
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆235Updated last year
- FPGA☆158Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- FPGA实现动态图像识别☆21Updated 5 years ago