DOUDIU / Hardware-Implementation-of-the-Canny-Edge-Detection-AlgorithmLinks
The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆46Updated last year
Alternatives and similar repositories for Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm
Users that are interested in Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm are comparing it to the libraries listed below
Sorting:
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆220Updated 3 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆363Updated 2 years ago
- FPGA实现简单的图像处理算法☆68Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- fpga跑sobel识别算法☆44Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆147Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆142Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆36Updated last year
- 【入门 项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆23Updated 4 years ago
- 车牌识 别,FPGA,2019全国大学生集成电路创新创业大赛☆147Updated 6 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆14Updated 5 years ago
- FPGA图像处理仿真平台☆28Updated 3 years ago
- FPGA☆159Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Updated 7 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆266Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆58Updated last year
- Convolutional Neural Network RTL-level Design☆74Updated 4 years ago
- FPGA project☆237Updated 3 years ago
- ☆300Updated last year
- 一个开源的FPGA神经网络加速器。☆186Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆571Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆289Updated 7 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆82Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆293Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- Implementation of CNN using Verilog☆238Updated 8 years ago