DOUDIU / Hardware-Implementation-of-the-Canny-Edge-Detection-AlgorithmLinks
The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆45Updated last year
Alternatives and similar repositories for Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm
Users that are interested in Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm are comparing it to the libraries listed below
Sorting:
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- FPGA图像处理仿真平台☆28Updated 3 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆210Updated last month
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆14Updated 5 years ago
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆23Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- 2023集创赛紫光同创杯一等奖项目☆137Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- FPGA☆159Updated last year
- image processing based FPGA☆113Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- FPGA☆126Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆54Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated last month
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 3 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- FPGA project☆231Updated 3 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆18Updated last year
- A novel architectural design for stitching video streams in real-time on an FPGA.☆131Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆40Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago