mbalestrini / GDS-Cell-Library-RenderLinks
☆10Updated 2 years ago
Alternatives and similar repositories for GDS-Cell-Library-Render
Users that are interested in GDS-Cell-Library-Render are comparing it to the libraries listed below
Sorting:
- Interchange formats for chip design.☆31Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆7Updated last month
- Parasitic Extraction for KLayout☆21Updated 3 weeks ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆12Updated last month
- Characterizer☆24Updated last month
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- ☆36Updated 2 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- Online viewer of Xschem schematic files☆26Updated 6 months ago
- BAG framework☆40Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Hdl21 Schematics☆14Updated last year
- A configurable SRAM generator☆51Updated last week
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 11 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- Examples from the Openlane repository, adapted as Fusesoc cores☆12Updated 4 years ago
- ☆32Updated 5 months ago