melchisedech333 / transistor-simulatorLinks
This project performs a simulation of N and P-type MOSFET transistors. Next, the creation of logic gates is performed using the simulated transistors. Then, a Half-Adder mechanism is created with the logic gates, to later use it in a binary sum algorithm.
☆12Updated 3 years ago
Alternatives and similar repositories for transistor-simulator
Users that are interested in transistor-simulator are comparing it to the libraries listed below
Sorting:
- ☆13Updated 3 years ago
- What's the simplest CPU you can build?☆35Updated 11 years ago
- Simulation in Logisim-Evolution HC☆34Updated 4 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Updated 6 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- ☆19Updated 7 months ago
- A small and simple rv32i core written in Verilog☆15Updated 3 years ago
- Soft USB for LiteX☆50Updated 2 months ago
- PicoRV32 RISC-V project for Tang Nano 20K FPGA development board☆34Updated last year
- VHDL to Discrete Logic on PCB Flow☆123Updated 10 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Updated 2 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Assembler for a 1 bit processor made around a ROM chip☆39Updated last year
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆37Updated last year
- Unofficial Yosys WebAssembly packages☆74Updated last week
- Submission template for TT02☆25Updated 2 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆47Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- A Basic C++ RISC-V Emulator☆19Updated 4 years ago
- QuSoC demo projects and template☆23Updated last year
- Minimal implementation of Raybox HDL ray caster concept☆27Updated 2 weeks ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆56Updated 5 years ago
- Export netlists from Yosys to DigitalJS☆54Updated 3 months ago
- Graphics demos☆112Updated last year
- Open source hardware down to the chip level!☆30Updated 4 years ago
- A Full Hardware Real-Time Ray-Tracer☆111Updated 3 weeks ago
- Implementation of a circular queue in hardware using verilog.☆17Updated 6 years ago
- Kuchen Computer☆23Updated last year