A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
☆70Sep 14, 2021Updated 4 years ago
Alternatives and similar repositories for zynq_tdc
Users that are interested in zynq_tdc are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Feb 1, 2015Updated 11 years ago
- Verilog implementation of a tapped delay line TDC☆45Sep 27, 2018Updated 7 years ago
- Implementation of tappped delay line TDC on FPGA☆13Dec 28, 2022Updated 3 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Jul 15, 2017Updated 8 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- ☆12Aug 25, 2022Updated 3 years ago
- FPGA based 30ps RMS TDCs☆91Mar 18, 2018Updated 7 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- ☆16Mar 21, 2016Updated 9 years ago
- Project: Precise Measure of time delays in FPGA☆30Aug 3, 2017Updated 8 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆17Oct 30, 2023Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Aug 2, 2012Updated 13 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆117Oct 18, 2016Updated 9 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Feb 11, 2026Updated 3 weeks ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Oct 5, 2017Updated 8 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- ADA4522-2ARMZ Lownoise Amp☆11Jul 3, 2022Updated 3 years ago
- Time-correlated single photon counting (TCSPC) data analysis☆10Jun 15, 2025Updated 8 months ago
- NXP S32V234; yocto embedded linux; 4 cameras OV10635 with MAX-GMSL; S32DS 3.2 IDE; WinSCP;☆11Mar 12, 2020Updated 5 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Video converter based on Lattice CrossLink-NX☆16Dec 11, 2025Updated 2 months ago
- This repository shows design process for wrist watch on HDSP indicators☆12Dec 21, 2024Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆61Oct 20, 2022Updated 3 years ago
- Binaries for SDR Widget and Audio Widget projects☆15Jul 4, 2023Updated 2 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Dye cell files for a DIY dye laser☆16May 21, 2023Updated 2 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- Digital controller for laser frequency stabilization based on the RedPitaya STEMlab 125-14 board☆35Jan 8, 2026Updated last month
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Aug 31, 2020Updated 5 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- This is an preliminary processing and analysis for photon-counting lidar data.☆12May 22, 2019Updated 6 years ago
- ☆14Dec 9, 2022Updated 3 years ago