madamic / zynq_tdcLinks
A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
☆61Updated 3 years ago
Alternatives and similar repositories for zynq_tdc
Users that are interested in zynq_tdc are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 7 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 7 years ago
- ☆11Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- ☆31Updated 5 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- ☆18Updated last year
- Verilog SPI master and slave☆54Updated 9 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago