madamic / zynq_tdcLinks
A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
☆67Updated 4 years ago
Alternatives and similar repositories for zynq_tdc
Users that are interested in zynq_tdc are comparing it to the libraries listed below
Sorting:
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆56Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆64Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Verilog implementation of a tapped delay line TDC☆42Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 2 weeks ago
- Verilog digital signal processing components☆156Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- Time to Digital Converter on an FPGA☆14Updated 5 years ago
- All digital PLL☆28Updated 7 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- ☆31Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆66Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 9 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆75Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆17Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago