☆14Apr 29, 2024Updated 2 years ago
Alternatives and similar repositories for Security-Engine
Users that are interested in Security-Engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ☆13Apr 25, 2025Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆15Aug 3, 2021Updated 5 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- SystemVerilog Tutorial☆234Mar 7, 2026Updated 5 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆56May 28, 2023Updated 3 years ago
- Orbcode support library for ARM Cortex-M trace components☆18Nov 9, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15May 24, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- ☆15Apr 2, 2018Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Kaggle 83rd Place (Top 3%) Solution☆19Sep 11, 2019Updated 6 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆24Jun 14, 2026Updated 2 months ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- SystemVerilog file list pruner☆19Updated this week
- ☆25Jun 23, 2024Updated 2 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆11Dec 9, 2023Updated 2 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆24Feb 25, 2026Updated 6 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- An implementation of the NTRU encryption and decryption algorithm in Python 3☆16Sep 29, 2024Updated last year
- A Post-Quantum Encryption Algorithm☆17Jul 3, 2020Updated 6 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- ☆128Nov 30, 2025Updated 9 months ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago