☆14Apr 29, 2024Updated last year
Alternatives and similar repositories for Security-Engine
Users that are interested in Security-Engine are comparing it to the libraries listed below
Sorting:
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆21Mar 25, 2025Updated 11 months ago
- ☆12Apr 25, 2025Updated 10 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Orbcode support library for ARM Cortex-M trace components☆17Nov 9, 2024Updated last year
- ☆12Aug 3, 2021Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆22Jun 23, 2024Updated last year
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- SystemVerilog Tutorial☆195Nov 30, 2025Updated 3 months ago
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Arduino PBOC Library using MFRC522☆11Jul 27, 2017Updated 8 years ago
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- EMVLogger is an open-source tool for testing and analyzing EMV chip cards and transaction logs using a comprehensive EMV Kernel Library. …☆13Jun 15, 2024Updated last year
- 永磁同步电机矢量控制算法仿真☆10Jan 17, 2024Updated 2 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Altium design files for WISP 6, including the basic sensor node and add-on boards☆13Apr 12, 2023Updated 2 years ago
- ☆19Feb 12, 2026Updated 2 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Digital control and signal processing library for DSPs developed in C☆11Aug 31, 2024Updated last year
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- MBD FOC control using a SMO observer based on microchip model.☆10Apr 28, 2023Updated 2 years ago
- STM32U585CIU6 Core Board☆18Oct 22, 2024Updated last year
- Verification of an Asynchronous FIFO using UVM & SVA☆11Jun 26, 2025Updated 8 months ago
- Mathematics.NET is a C# class library that provides tools for solving advanced mathematical problems.☆16Feb 20, 2026Updated last week
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago