☆14Apr 29, 2024Updated 2 years ago
Alternatives and similar repositories for Security-Engine
Users that are interested in Security-Engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Apr 25, 2025Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆23Mar 25, 2025Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆14Aug 3, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- SystemVerilog Tutorial☆208Mar 7, 2026Updated last month
- ☆46May 28, 2023Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 3 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆19Oct 20, 2025Updated 6 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆96Feb 27, 2026Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆88Apr 27, 2026Updated last week
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 9 months ago
- ☆25Jun 23, 2024Updated last year
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆11Dec 9, 2023Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆24Feb 25, 2026Updated 2 months ago
- A Post-Quantum Encryption Algorithm☆17Jul 3, 2020Updated 5 years ago
- An implementation of the NTRU encryption and decryption algorithm in Python 3☆15Sep 29, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆23Apr 14, 2026Updated 2 weeks ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- An ultrasonic water flowmeter based on transit-time technique☆17Jul 21, 2021Updated 4 years ago