☆15Aug 3, 2021Updated 5 years ago
Alternatives and similar repositories for minimal-risc-v-cpu
Users that are interested in minimal-risc-v-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Apr 29, 2024Updated 2 years ago
- TUI Matrix client in Rust.☆10Jul 10, 2026Updated 3 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- nvim plugin for openai codex☆11Apr 22, 2023Updated 3 years ago
- ☆12Jul 7, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Sep 27, 2022Updated 4 years ago
- Type-Erasure with merged concepts☆19Oct 19, 2014Updated 11 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- ☆19Oct 4, 2023Updated 3 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆39Jan 31, 2026Updated 8 months ago
- My 32-bit RISC CPU for smallish FPGAs☆18Apr 20, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- OpenPOWER Foundation General Information & Repository Listing☆32Mar 28, 2022Updated 4 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated 2 years ago
- An implementation of the NTRU encryption and decryption algorithm in Python 3☆16Sep 29, 2024Updated 2 years ago
- A Post-Quantum Encryption Algorithm☆17Jul 3, 2020Updated 6 years ago
- Sign Language is detected in realtime using video sequences. Our approach involves MediaPipe Holistic for keypoints extraction and LSTM M…☆28Mar 5, 2026Updated 7 months ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆18Jun 7, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Nov 8, 2019Updated 6 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- A high-performance, thread-safe channel implementation in C++17, inspired by Go's channels☆17Jul 28, 2024Updated 2 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆23Dec 15, 2021Updated 4 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆22Aug 5, 2023Updated 3 years ago
- ☆22Oct 20, 2025Updated 11 months ago
- Python Library to automate messaging on whatsapp to unlimited people without having to actually save the number of the particular person☆16Oct 14, 2025Updated last year
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆20Jul 21, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆32Apr 9, 2026Updated 6 months ago
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆28Jul 4, 2025Updated last year
- ☆38Jul 15, 2025Updated last year
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated 2 months ago
- An overview of TL-Verilog resources and projects☆91Apr 25, 2026Updated 5 months ago
- Code used in blog posts☆33May 13, 2025Updated last year