ARC-Lab-UF / vhdl-tutorialLinks
☆107Updated 3 weeks ago
Alternatives and similar repositories for vhdl-tutorial
Users that are interested in vhdl-tutorial are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆185Updated 3 weeks ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆162Updated 4 years ago
- ☆366Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆146Updated 2 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- Fabric generator and CAD tools.☆214Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆321Updated 2 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆369Updated 9 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆233Updated 6 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆175Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆95Updated 6 months ago
- https://caravel-user-project.readthedocs.io☆224Updated 9 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆210Updated 3 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆192Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆450Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆416Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆125Updated 2 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆259Updated 3 years ago
- ☆114Updated 2 years ago
- A simple, basic, formally verified UART controller☆318Updated last year
- A demo system for Ibex including debug support and some peripherals☆85Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Communication framework for RTL simulation and emulation.☆305Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆194Updated last week
- A simple implementation of a UART modem in Verilog.☆168Updated 4 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆170Updated last week
- A simple RISC V core for teaching☆197Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆129Updated 2 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆118Updated 2 months ago