☆132Nov 30, 2025Updated 11 months ago
Alternatives and similar repositories for vhdl-tutorial
Users that are interested in vhdl-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Tutorial☆246Sep 27, 2026Updated last month
- ☆13Apr 25, 2025Updated last year
- This repository contains an ongoing list of educational resources for python programming, version control with git, mathematics for machi…☆28Jun 18, 2025Updated last year
- ☆14Apr 29, 2024Updated 2 years ago
- ☆57May 28, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆68Jul 29, 2026Updated 3 months ago
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆18Nov 19, 2025Updated 11 months ago
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 5 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- About This repository offers tutorials and exercises for learning quantum computing using Qiskit. Topics include quantum gates, circuits,…☆14May 26, 2026Updated 5 months ago
- A simple 8-bit CPU in Verilog☆10Jun 4, 2022Updated 4 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 7 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- ☆22Mar 30, 2023Updated 3 years ago
- ☆58Jun 19, 2021Updated 5 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- collection of guitar pedal PCB layouts in kicad☆17Oct 11, 2026Updated 2 weeks ago
- An audio visualizer as an USB sound card.☆21Jan 29, 2021Updated 5 years ago
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 9 months ago
- 一眼看穿這個 Threads 帳號是不是怪怪的：用可核對的行為線索檢查 Threads 公開帳號☆29Updated this week
- ☆11Sep 23, 2022Updated 4 years ago
- ADS1299 bare-metal driver for MCUs☆16Jul 11, 2018Updated 8 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- ☆10Sep 7, 2023Updated 3 years ago
- Logic synthesis and ABC based optimization☆60Updated this week
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Jan 14, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆18Dec 18, 2025Updated 10 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- Creating energy-efficient inference solutions through the DiffLogic architecture, leveraging FPGAs to reduce data center power consumptio…☆14Sep 16, 2026Updated last month
- Digital Electronics course at Brno University of Technology☆146Sep 16, 2026Updated last month
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago