secworks / blake2s
Verilog implementation of the 32-bit version of the Blake2 hash function
☆21Updated last year
Alternatives and similar repositories for blake2s:
Users that are interested in blake2s are comparing it to the libraries listed below
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- ☆22Updated 2 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- CMod-S6 SoC☆37Updated 7 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A padring generator for ASICs☆24Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆47Updated this week
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆28Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Small footprint and configurable SPI core☆40Updated last week
- PicoRV☆44Updated 4 years ago
- ☆11Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- ☆16Updated 3 years ago
- 妖刀夢渡☆59Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago