secworks / blake2sLinks
Verilog implementation of the 32-bit version of the Blake2 hash function
☆21Updated 3 months ago
Alternatives and similar repositories for blake2s
Users that are interested in blake2s are comparing it to the libraries listed below
Sorting:
- IP submodules, formatted for easier CI integration☆30Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable SPI core☆42Updated 3 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- Open Source AES☆31Updated last year
- ☆22Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆55Updated 2 years ago
- PCIe analyzer experiments☆57Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- LiteX development baseboards arround the SQRL Acorn.☆67Updated 4 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆67Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Betrusted embedded controller (UP5K)☆46Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- Virtual Development Board☆60Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago