secworks / blake2s
Verilog implementation of the 32-bit version of the Blake2 hash function
☆21Updated 2 weeks ago
Alternatives and similar repositories for blake2s:
Users that are interested in blake2s are comparing it to the libraries listed below
- IP submodules, formatted for easier CI integration☆29Updated last year
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- Small footprint and configurable SPI core☆41Updated 3 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆24Updated 8 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆39Updated 2 years ago
- ☆22Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- 妖刀夢渡☆59Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- SoftCPU/SoC engine-V☆54Updated last month
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 9 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- Open Source AES☆31Updated last year
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago