secworks / blake2sLinks
Verilog implementation of the 32-bit version of the Blake2 hash function
☆21Updated 7 months ago
Alternatives and similar repositories for blake2s
Users that are interested in blake2s are comparing it to the libraries listed below
Sorting:
- IP submodules, formatted for easier CI integration☆30Updated last month
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- PCIe analyzer experiments☆63Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Open Source AES☆31Updated 3 weeks ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Virtual Development Board☆62Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆32Updated 2 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago