secworks / blake2sLinks
Verilog implementation of the 32-bit version of the Blake2 hash function
☆21Updated 6 months ago
Alternatives and similar repositories for blake2s
Users that are interested in blake2s are comparing it to the libraries listed below
Sorting:
- IP submodules, formatted for easier CI integration☆30Updated 2 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Open Source AES☆31Updated last week
- Small footprint and configurable SPI core☆44Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Exploring gate level simulation☆58Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 11 months ago
- ☆23Updated 3 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- PCIe analyzer experiments☆62Updated 5 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- 妖刀夢渡☆62Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆18Updated last year