suoto / vim-hdlLinks
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
☆60Updated 4 years ago
Alternatives and similar repositories for vim-hdl
Users that are interested in vim-hdl are comparing it to the libraries listed below
Sorting:
- Repurposing existing HDL tools to help writing better code☆222Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Doxygen with verilog support☆40Updated 6 years ago
- SystemVerilog grammar for tree-sitter☆113Updated last year
- Language server based on ghdl☆102Updated 8 months ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- Simple parser for extracting VHDL documentation☆74Updated last year
- Verilog wishbone components☆123Updated 2 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆284Updated 6 years ago
- Python package for writing Value Change Dump (VCD) files.☆128Updated last year
- gdb python scripts for SystemC design introspection and tracing☆32Updated 6 years ago
- Tools based upon slang for language server purpose☆20Updated 2 weeks ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 10 months ago
- ☆88Updated 3 months ago
- Streaming based VHDL parser.☆85Updated last year
- CLI for WaveDrom☆64Updated last year
- HDL symbol generator☆200Updated 2 years ago
- Python-based IP-XACT parser and utilities☆143Updated last year
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- FuseSoC standard core library☆151Updated last month
- A command-line tool for displaying vcd waveforms.☆65Updated last year
- ☆114Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- ☆129Updated 2 months ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- A JSON library implemented in VHDL.☆81Updated last month
- SystemVerilog Development Environment☆54Updated 4 years ago
- Altera Advanced Synthesis Cookbook 11.0☆112Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆90Updated last week