Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
☆61Jun 1, 2021Updated 5 years ago
Alternatives and similar repositories for vim-hdl
Users that are interested in vim-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated 3 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Oct 4, 2026Updated last week
- Streaming based VHDL parser.☆86Updated this week
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Jul 28, 2016Updated 10 years ago
- VHDL related news.☆27Updated this week
- VHDL 2008/93/87 simulator☆2,907Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆19Jan 6, 2024Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Language server based on ghdl☆105Aug 1, 2026Updated 2 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Matlab bindings and interface for Haskell☆13Aug 24, 2020Updated 6 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Oct 4, 2026Updated last week
- Updated version of the XUP Workshops☆19Aug 10, 2018Updated 8 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆466Apr 22, 2026Updated 5 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆39Dec 24, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Apr 20, 2026Updated 5 months ago
- general-cores☆21Jul 16, 2025Updated last year
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated last year
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- A fast VHDL language server and analysis library written in Rust☆513Oct 5, 2026Updated last week