Alternatives and similar repositories for vim-hdl

Users that are interested in vim-hdl are comparing it to the libraries listed below

• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆221Updated last year
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆186Updated last year
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆41Updated 6 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆113Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆102Updated 8 months ago
• pieter3d / simview
  ☆91Updated 3 months ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆74Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆201Updated 3 years ago
• wzab / agwb
  Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
  ☆12Updated 5 months ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆83Updated 6 years ago
• rubund / graywolf
  ☆114Updated 5 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆151Updated 2 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆124Updated 2 years ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆36Updated last month
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆72Updated 6 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 3 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆66Updated last year
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated last year
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆81Updated this week
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆76Updated this week
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆130Updated last year
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆65Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆91Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆82Updated last month
• imc-trading / svlangserver
  ☆129Updated 2 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆66Updated last year
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 3 years ago
• mbgh / aes128-hdl
  A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.
  ☆42Updated 11 years ago