Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
☆61Jun 1, 2021Updated 4 years ago
Alternatives and similar repositories for vim-hdl
Users that are interested in vim-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Style guide enforcement for VHDL☆235Feb 5, 2026Updated last month
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- ☆21Jul 28, 2016Updated 9 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Jul 28, 2016Updated 9 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- VHDL 2008/93/87 simulator☆2,781Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- FPGA routing delay sensors for effective remote power analysis attacks☆13Aug 13, 2024Updated last year
- Language server based on ghdl☆102May 14, 2025Updated 10 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆254Mar 17, 2026Updated last week
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Mar 20, 2026Updated last week
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Apr 24, 2025Updated 11 months ago
- general-cores☆21Jul 16, 2025Updated 8 months ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated 10 months ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago