Alternatives and similar repositories for zephyr4zedboard-tutorial

Users that are interested in zephyr4zedboard-tutorial are comparing it to the libraries listed below

• fjullien / migen_litex_tutorials
  ☆117Updated 3 years ago
• KeitetsuWorks / EBAZ4205
  Vivado and PetaLinux projects for Zynq EBAZ4205 Board
  ☆89Updated 4 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆196Updated this week
• efard / DSPHDL
  Digital Signal Processing and Well-Known Modulations on HDL
  ☆41Updated 8 months ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆147Updated 3 years ago
• nematoli / SPI-FPGA-VHDL
  SPI Master and Slave components to be used in all of FPGAs, written in VHDL.
  ☆45Updated 5 years ago
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆124Updated 3 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆127Updated 4 years ago
• HDLForBeginners / Examples
  ☆117Updated 2 years ago
• litex-hub / litex-boards
  LiteX boards files
  ☆459Updated last week
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆242Updated 3 weeks ago
• newhouseb / onebitbt
  Bluetooth PHY based on one-bit input and output
  ☆240Updated 4 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆129Updated 8 months ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 4 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆72Updated 8 years ago
• anthony-bernaert / ftdi-jtag-programmer
  FTDI-based JTAG Programmer Circuit for FPGAs
  ☆51Updated 7 months ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆97Updated 5 years ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆187Updated last year
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆86Updated 3 years ago
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆253Updated last year
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆143Updated 10 months ago
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆293Updated last year
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆170Updated last year
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆193Updated 2 years ago
• gabriel-tenma-white / sdr5
  Design files for sdr5 prototype (Zynq + AD9363)
  ☆109Updated 6 years ago
• antmicro / gerber2ems
  Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…
  ☆197Updated last week
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆76Updated 3 years ago
• jiacaiyuan / i2c_slave
  I2C slave Verilog Design and TestBench
  ☆27Updated 6 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆82Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆200Updated 2 years ago