Alternatives and similar repositories for zephyr4zedboard-tutorial

Users that are interested in zephyr4zedboard-tutorial are comparing it to the libraries listed below

• efard / DSPHDL
  Digital Signal Processing and Well-Known Modulations on HDL
  ☆41Updated 7 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆194Updated last month
• strath-sdr / RFSoC-Book
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆247Updated 2 years ago
• fjullien / migen_litex_tutorials
  ☆117Updated 2 years ago
• HDLForBeginners / Examples
  ☆115Updated 2 years ago
• antmicro / gerber2ems
  Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…
  ☆194Updated 3 weeks ago
• aesc-silicon / ElemRV
  ElemRV - End-to-end Open-Source RISC-V Microcontroller
  ☆69Updated 3 weeks ago
• johonkanen / tube_amplifier_power_supply
  A tube guitar amplifier power supply VHDL project
  ☆17Updated last year
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆72Updated 8 years ago
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆143Updated 9 months ago
• anthony-bernaert / ftdi-jtag-programmer
  FTDI-based JTAG Programmer Circuit for FPGAs
  ☆44Updated 7 months ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆164Updated 3 weeks ago
• ZipCPU / sdr
  A basic Soft(Gate)ware Defined Radio architecture
  ☆100Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 7 months ago
• myriadrf / LimeSDR-XTRX_GW
  LimeSDR XTRX gateware project.
  ☆21Updated 4 months ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆89Updated last year
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆219Updated 8 months ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆126Updated 4 years ago
• RedPitaya / RedPitaya-FPGA
  Repository for FPGA projects
  ☆60Updated last month
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆109Updated 2 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆77Updated 3 years ago
• regymm / PYNQSDR
  PYNQ-Z1 + AD936X openwifi capable SDR platform
  ☆120Updated 6 months ago
• newhouseb / onebitbt
  Bluetooth PHY based on one-bit input and output
  ☆240Updated 4 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆145Updated 3 years ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆80Updated this week
• KeitetsuWorks / EBAZ4205
  Vivado and PetaLinux projects for Zynq EBAZ4205 Board
  ☆87Updated 4 years ago
• robseb / rsyocto
  🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …
  ☆115Updated 4 years ago
• bmurmann / Book-on-MOS-stages
  Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
  ☆371Updated 2 weeks ago
• aesc-silicon / i2c-gpio-expander
  End-to-End Open-Source I2C GPIO Expander
  ☆33Updated 3 weeks ago
• dspsandbox / Pynq-Redpitaya-125
  ☆21Updated 8 months ago