Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd
☆11Jan 31, 2021Updated 5 years ago
Alternatives and similar repositories for onlinehd
Users that are interested in onlinehd are comparing it to the libraries listed below
Sorting:
- ☆13May 10, 2018Updated 7 years ago
- ☆18Oct 3, 2024Updated last year
- Accelerator for Hyperdimensional Computing (HDC)☆35May 5, 2024Updated last year
- ☆18Aug 18, 2019Updated 6 years ago
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆23Jun 10, 2023Updated 2 years ago
- An automated HDC platform☆11Updated this week
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Jul 28, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- KDD-CUP -2015☆11May 9, 2020Updated 5 years ago
- The objective of this study is to predict learners’ learning styles based on their learning traces. we analyzed data collected from the e…☆13Jan 11, 2021Updated 5 years ago
- #Provided by Somayeh Komeylian: PhD Student at UCSD & SDSU # Event bindings: The code includes mouse event bindings for the username and …☆16Oct 14, 2025Updated 4 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A Generative Adversarial Network Model Alternative to Animal Studies for Clinical Pathology Assessment☆14Jan 10, 2024Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- Revisit Kernel Pruning with Lottery Regulated Grouped Convolutions. ICLR 2022☆11Nov 24, 2022Updated 3 years ago
- ☆10Apr 21, 2025Updated 10 months ago
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 5 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Enabling Live Migration for Computational Notebooks.☆14Mar 11, 2024Updated last year
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- [NeurIPS 2025] GuideFlow3D: Optimization-Guided Rectified Flow For Appearance Transfer☆24Dec 1, 2025Updated 3 months ago
- ☆14Mar 5, 2022Updated 3 years ago
- Vector Symbolic Architecture library☆11Updated this week
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- ☆12Nov 5, 2024Updated last year
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- bitfusion verilog implementation☆12Feb 21, 2022Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Dec 14, 2021Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago