BIASLab-UCI / onlinehdLinks
Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd
☆9Updated 4 years ago
Alternatives and similar repositories for onlinehd
Users that are interested in onlinehd are comparing it to the libraries listed below
Sorting:
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆11Updated 3 months ago
- An automated HDC platform☆9Updated 3 months ago
- ☆16Updated last year
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- ☆19Updated 4 years ago
- Hardware and software implementation of Sparsely-active SNNs☆14Updated 5 months ago
- bitfusion verilog implementation☆10Updated 3 years ago
- SNN on FPGA☆10Updated 3 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆16Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆14Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆17Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆13Updated last year
- ☆17Updated 9 months ago
- ☆10Updated 6 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆31Updated 5 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- HW accelerator mapping optimization framework for in-memory computing☆24Updated 3 weeks ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆16Updated 2 years ago
- ☆14Updated 3 months ago
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆13Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆16Updated 5 years ago
- ☆11Updated 2 years ago
- ☆18Updated 2 years ago