BIASLab-UCI / onlinehd
Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd
☆9Updated 4 years ago
Alternatives and similar repositories for onlinehd:
Users that are interested in onlinehd are comparing it to the libraries listed below
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆13Updated 8 months ago
- ☆16Updated 11 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆10Updated last month
- ☆17Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆12Updated 3 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆13Updated last year
- An automated HDC platform☆9Updated 3 weeks ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆13Updated 3 months ago
- ☆17Updated 4 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆10Updated last month
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆17Updated 11 months ago
- C++ code for HLS FPGA implementation of transformer☆16Updated 7 months ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆26Updated 6 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- ☆24Updated 2 years ago
- ☆10Updated 6 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆18Updated last year
- a Computing In Memory emULATOR framework☆11Updated 11 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 9 months ago
- ☆9Updated 5 years ago