BIASLab-UCI / onlinehdLinks
Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd
☆10Updated 4 years ago
Alternatives and similar repositories for onlinehd
Users that are interested in onlinehd are comparing it to the libraries listed below
Sorting:
- ☆20Updated 4 years ago
- ☆13Updated 7 years ago
- SNN on FPGA☆11Updated 3 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Hardware and software implementation of Sparsely-active SNNs☆20Updated 11 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- ☆18Updated last year
- ☆53Updated last year
- An automated HDC platform☆11Updated 2 weeks ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆16Updated 9 months ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆95Updated last month
- ☆17Updated 4 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆26Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 4 months ago
- ☆11Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 9 months ago