BIASLab-UCI / onlinehdLinks
Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd
☆11Updated 5 years ago
Alternatives and similar repositories for onlinehd
Users that are interested in onlinehd are comparing it to the libraries listed below
Sorting:
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- ☆18Updated last year
- ☆55Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Updated 6 months ago
- ☆13Updated 7 years ago
- a Computing In Memory emULATOR framework☆15Updated last year
- C++ code for HLS FPGA implementation of transformer☆20Updated last year
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆30Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Updated 4 years ago
- ☆20Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Updated last year
- ☆17Updated 4 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆17Updated 10 months ago
- ☆20Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Hardware and software implementation of Sparsely-active SNNs☆21Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- ☆84Updated last month
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated 2 years ago