inforichland / yafc
Yet Another Forth Core...
☆72Updated 10 years ago
Alternatives and similar repositories for yafc:
Users that are interested in yafc are comparing it to the libraries listed below
- Stack CPU Work In Progress☆30Updated last year
- A just-in-time-compiling forth system using libfirm.☆57Updated 8 years ago
- An FPGA microcontroller that natively executes LISP☆90Updated last year
- Forth for the ARM Cortex-M3☆81Updated 7 years ago
- A Racket-based Forth / Macro Assembler on steroids for PIC18F☆40Updated last year
- Synthesis-Aided Compiler for GreenArrays GA144☆52Updated 8 years ago
- Native inlining constant folding register allocating Forth compiler☆19Updated 9 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- A Forth Operating System for Raspberry Pi☆72Updated 12 years ago
- Finds optimal code sequences for stack transformations☆24Updated 6 years ago
- A Simple Forth System for Linux on i386 and ARM CPUs☆41Updated 9 years ago
- GreenArrays Development Software including Simulator☆12Updated 10 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Updated 9 years ago
- CCPU for GA144☆22Updated 6 years ago
- WebAssembly AST Forth☆20Updated 8 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- adds an optional type system to J language☆21Updated 9 years ago
- My Own Linear Lisp☆40Updated 6 years ago
- Inspired by Lispkit Lisp, this is a series of DIY Forths☆38Updated 3 weeks ago
- A scalable MachineForth for PCs, MCUs and FPGAs.☆13Updated 4 years ago
- Compiler, loader, and simulator for the GA144 multi-computer chip☆31Updated 6 years ago
- Forth for the J1-CPU☆19Updated 8 years ago
- ForthFreak wiki☆120Updated 9 years ago
- MIT CADR original verilog and simulator☆16Updated 9 years ago
- Stack machine with 4-bit instructions☆75Updated 7 years ago
- tiny token-threaded bytecode interpreter in x86 assembly☆43Updated 15 years ago
- Forth metacompiler written in Lisp, for bootstrapping☆45Updated 3 years ago
- Forth CPU J1 in SystemVerilog☆14Updated 7 years ago
- SECD microprocessor reimplementation in VHDL☆35Updated 5 years ago
- Scheme on SECD☆42Updated 4 years ago