XarkLabs / BenEaterVHDL
VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)
☆35Updated 5 years ago
Alternatives and similar repositories for BenEaterVHDL
Users that are interested in BenEaterVHDL are comparing it to the libraries listed below
Sorting:
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆37Updated 6 months ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 4 years ago
- EP2C5 Cyclone II Mini Board☆22Updated 3 years ago
- The RCA 1802 in Verilog☆18Updated 4 months ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- A Verilog HDL model of the MOS 6502 CPU☆23Updated 3 years ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28Updated 3 years ago
- Spins of Grant Searle's MultiComp project on various hardware☆72Updated last year
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆27Updated 5 years ago
- Pong game in a FPGA.☆94Updated 4 years ago
- MOS6581 SID chip emulator in SystemVerilog☆28Updated 7 years ago
- Version 2 of my Crazy Small CPU☆69Updated 6 years ago
- 6502 CPU in 4 small CPLDs☆24Updated 3 years ago
- ☆40Updated 2 months ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- mystorm sram test☆27Updated 7 years ago
- Simple custom computer on a FPGA☆26Updated 10 years ago
- A crazy small 8-bit CPU built with only seventeen 7400-series chips.☆105Updated 5 years ago
- Verilog sources for simple 6502 computer.☆27Updated 5 years ago
- BBC Model B implementation for the Ice40 (myStorm BlackIce)☆12Updated 7 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆26Updated 7 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 8 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆33Updated 6 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Recreating an NES in verilog☆13Updated 8 months ago
- Mods of the FPGA code from @jamesbowman's Gameduino file repository☆26Updated 2 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆17Updated 6 years ago