zylin / zpugcc
☆50Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for zpugcc
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- mystorm sram test☆26Updated 7 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Efficient implementations of the transcendental functions☆25Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆33Updated 5 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆20Updated 5 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆76Updated 12 years ago
- Andy's Workshop Sprite Engine☆45Updated 10 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- ☆58Updated last year
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆16Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆32Updated 6 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆15Updated 6 years ago
- GROM-8 CPU☆19Updated 6 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆22Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆68Updated 8 years ago
- 16 bit RISC-V proof of concept☆18Updated 2 months ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆80Updated 4 months ago
- ZPUino HDL implementation☆89Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.☆18Updated 6 years ago