This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit
☆14Jul 10, 2020Updated 6 years ago
Alternatives and similar repositories for FirstX2P
Users that are interested in FirstX2P are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- APB verification using UVM☆15Sep 7, 2026Updated 2 months ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- ☆26Nov 4, 2023Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 8 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆17Dec 23, 2024Updated last year
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- An implementation of 5-stages RISC-V CPU☆12Jul 22, 2022Updated 4 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 4 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- ☆16May 11, 2022Updated 4 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆20Oct 4, 2022Updated 4 years ago
- Complete collection of general resource of Pynq Z2☆13Feb 26, 2024Updated 2 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆23Apr 27, 2026Updated 6 months ago
- Clock Data Recovery | 時鐘數據恢復☆12Aug 9, 2020Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- This is a repository of open resources for our survey "A Scenario-Oriented Survey of Federated Recommender Systems: Techniques, Challenge…☆18Aug 20, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆14Aug 26, 2016Updated 10 years ago
- 通过Pytorch代码实现GAN生成动漫头像☆11Oct 5, 2019Updated 7 years ago
- ☆20Sep 16, 2022Updated 4 years ago
- ☆14Jun 29, 2026Updated 4 months ago
- 全国大学生嵌入式芯片与系统设计竞赛-FPGA 创新设计大赛AMD命题式基础赛道初赛决赛作品合集（全国一等奖）☆35Aug 17, 2026Updated 2 months ago
- 2025年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 安路二赛题 国家级一等奖☆58Nov 1, 2026Updated last week
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆13May 4, 2022Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated last year
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Feb 25, 2023Updated 3 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- Java 和 js 实现 AES 和 RSA 算法的互加解密☆19Dec 13, 2018Updated 7 years ago
- ☆27Updated this week
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago