Higher-order Masking of AES-128 based on the Rivain and Prouff method, CPRR method and Common Shares with Random Reduction method.
☆16May 13, 2017Updated 9 years ago
Alternatives and similar repositories for Higher-Order-Masked-AES-128
Users that are interested in Higher-Order-Masked-AES-128 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Feb 13, 2020Updated 6 years ago
- ☆20Nov 14, 2022Updated 3 years ago
- ☆63May 13, 2024Updated 2 years ago
- ☆12Jul 6, 2023Updated 3 years ago
- OpenTitan FI formal verification framework☆19Aug 29, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An attack of the ASCAD dataset in 5 minutes☆13Sep 3, 2023Updated 3 years ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆18Feb 19, 2025Updated last year
- FPGA design and test files for ChipWhisperer-Husky.☆25Oct 16, 2026Updated 3 weeks ago
- ☆10Apr 13, 2020Updated 6 years ago
- USB library for ChipWhisperer devices☆16Updated this week
- Bibliothèque C et assembleur permettant le chiffrement/déchiffrement AES-128 de messages pour des composants grand public (famille STM32F…☆73Sep 18, 2022Updated 4 years ago
- Micro-Architectural Power Simulator (MAPS) for Cortex-M3☆11Dec 2, 2021Updated 4 years ago
- High-order countermeasures for AES and DES☆24Aug 1, 2024Updated 2 years ago
- The Python PSDD Package☆17Jul 20, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆25Sep 26, 2024Updated 2 years ago
- A tool to perform (higher-order) correlation power analysis attacks (CPA).☆170Jan 27, 2022Updated 4 years ago
- A GPT-GNN based verilog netlist partitioner for 3D IC design☆12Jul 9, 2025Updated last year
- Manage efficiently your heavy side-channel datasets with eShard library and process them with http://gitlab.com/eshard/scared. This is a …☆14Jan 28, 2026Updated 9 months ago
- Read and write trace set files (.trs) using Python☆24Jun 23, 2026Updated 4 months ago
- ☆21Aug 6, 2022Updated 4 years ago
- ☆10Aug 22, 2023Updated 3 years ago
- Side-Channel Analysis Library☆121Apr 10, 2026Updated 7 months ago
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆32Aug 2, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆19Dec 24, 2020Updated 5 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Side-channel toolkit in Julia☆173Jan 14, 2022Updated 4 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆12Dec 25, 2023Updated 2 years ago
- the released codes for DiamondGAN - a scalable multiple-to-one domain translation approach in medical imaging☆12Jan 16, 2020Updated 6 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 4 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fast, constant-time and masked AES assembly implementations for ARM Cortex-M3 and M4☆98Oct 19, 2023Updated 3 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- Secure AES128 Encryption Implementation for ATmega8515☆37Feb 15, 2021Updated 5 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- A proc-macro to render text to raw image at compile time☆14Oct 2, 2024Updated 2 years ago
- ChipWhisperer CW308 UFO Target Hardware Files☆50Apr 21, 2026Updated 6 months ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆30Dec 31, 2021Updated 4 years ago
Are these results useful?