knarfrank / Higher-Order-Masked-AES-128Links
Higher-order Masking of AES-128 based on the Rivain and Prouff method, CPRR method and Common Shares with Random Reduction method.
☆14Updated 8 years ago
Alternatives and similar repositories for Higher-Order-Masked-AES-128
Users that are interested in Higher-Order-Masked-AES-128 are comparing it to the libraries listed below
Sorting:
- masked, bit-sliced AES-128 demo code☆14Updated 9 months ago
- Secure AES128 Encryption Implementation for ATmega8515☆35Updated 4 years ago
- Implementation of Differential Power Analysis (DPA) and Correlation Power Analysis (CPA) attacks on AES-128☆25Updated 2 years ago
- Cross-Domain DPA Attack on SAML11☆17Updated 6 years ago
- FELICS Framework☆10Updated 5 years ago
- Add support for reading and writing of trace set files (.trs) to Python☆22Updated 7 months ago
- An interactive notebook for understanding the relation between mutual information, perceived and hypothetical information☆11Updated 5 years ago
- Repository for the current status of the LESS submission☆12Updated 5 months ago
- ☆23Updated 5 years ago
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 7 years ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆15Updated 8 months ago
- Side-Channel Analysis Library☆99Updated 2 months ago
- ☆12Updated 9 months ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- ☆51Updated last year
- Sparkle, Schwaemm and Esch: Lightweight Symmetric Cryptography for the Internet of Things☆36Updated 2 years ago
- Masked Ascon Software Implementations☆12Updated 3 years ago
- ECDSA VHDL Implementation☆12Updated 7 years ago
- ☆10Updated 5 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆30Updated 3 years ago
- Side-channel analysis setup for OpenTitan☆37Updated last month
- A free and open source tool for Deep Learning Side Channel Analysis☆16Updated 5 years ago
- ☆16Updated 2 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- Hardware Design of Ascon☆28Updated 2 weeks ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆30Updated 2 years ago
- Side-channel traces visualizer☆16Updated 5 months ago
- Program for finding low gate count implementations of S-boxes.☆40Updated last year
- Implementations of some lightweight block ciphers in C☆19Updated 7 years ago
- A repository of tools for verifying constant-timeness☆18Updated 8 months ago