VHDL for basic floating-point operations.
☆31Oct 2, 2018Updated 8 years ago
Alternatives and similar repositories for Floating_Point_Library-JHU
Users that are interested in Floating_Point_Library-JHU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- A simple to use VHDL module to display text on VGA display.☆40Dec 16, 2013Updated 12 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆43Jul 18, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- FPU Double VHDL☆12Jul 17, 2014Updated 12 years ago
- [HISTORICAL] RISC-V ISA Extensions and Standard Hash Functions (contributions in 2020)☆10Feb 4, 2021Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 10 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- ☆12Dec 8, 2017Updated 8 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- A simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.☆12May 3, 2014Updated 12 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 4 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆82Oct 1, 2022Updated 4 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- USB HID host demo for STM32F4 Discovery : gcc + make☆12Jan 28, 2013Updated 13 years ago
- ☆20Aug 30, 2020Updated 6 years ago
- MOS6581 SID chip emulator in SystemVerilog☆31Sep 17, 2017Updated 9 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 5 years ago