VHDL for basic floating-point operations.
☆31Oct 2, 2018Updated 7 years ago
Alternatives and similar repositories for Floating_Point_Library-JHU
Users that are interested in Floating_Point_Library-JHU are comparing it to the libraries listed below
Sorting:
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- A simple to use VHDL module to display text on VGA display.☆38Dec 16, 2013Updated 12 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- ☆20May 8, 2012Updated 13 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ☆15Sep 23, 2020Updated 5 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Mar 14, 2026Updated last week
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- Dead simple, single file, tiny byte formatter☆18Aug 23, 2022Updated 3 years ago
- ☆12Dec 8, 2017Updated 8 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 3 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Kicad Conductive Pad footprints☆14Dec 8, 2022Updated 3 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆79Oct 1, 2022Updated 3 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 12 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Like HyperLogLog, but slower 🛶☆10Feb 5, 2020Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Experimental non-enumerable trie for stuff like domains☆14May 18, 2020Updated 5 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- HiKoB OpenLab drivers and applications source code☆17Jun 13, 2016Updated 9 years ago