lh9171338 / HLSLinks
HLS demos of image processing
☆9Updated 5 years ago
Alternatives and similar repositories for HLS
Users that are interested in HLS are comparing it to the libraries listed below
Sorting:
- it is a set for all the respository of the project.☆96Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- ☆16Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- ☆53Updated 2 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- 中文:☆101Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆27Updated 4 years ago
- ☆26Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆15Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- HLS code for a BNN accelerator☆16Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆62Updated 3 months ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago