lh9171338 / HLS
HLS demos of image processing
☆9Updated 4 years ago
Related projects: ⓘ
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆13Updated 3 years ago
- it is a set for all the respository of the project.☆94Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆64Updated 5 years ago
- ☆16Updated 2 years ago
- ☆44Updated last year
- This is PYNQ based human target detection project, mainly implemented based on FPGA Yolov2 Acceleration Algorithm; this project can take …☆10Updated 3 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆23Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- 我们基于Xilinx PYNQ-Z2的强大图像处理能力，设计了一款低成本高性能，硬件可灵活配置，处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库，包含有50多项硬件优化的OpenCV 功能，包括Gausian、 Median、Bilateral、H…☆20Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- 一种基于FPGA平台的实时视频去雾系统项目代码，其中bit流文件可以直 接下载到PYNQ-Z2开发板上，通过usb和hdmi设备输入有雾视频，将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆16Updated 4 years ago
- a project build the SSD net in pynq-z2☆14Updated 4 years ago
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆24Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆25Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆33Updated 4 years ago
- 第三届FPGA创新大赛-加速视觉处理小组☆13Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆60Updated last year
- Codes to implement MobileNet V2 in a FPGA☆22Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆84Updated 9 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆103Updated 7 years ago
- ☆39Updated 5 years ago
- ☆16Updated 4 years ago
- ☆26Updated last year
- MTCNN with convolution reprogramed in c☆14Updated 5 years ago
- FPGA实现动态图像识别☆12Updated 4 years ago