Alternatives and similar repositories for qemu-etrace:

Users that are interested in qemu-etrace are comparing it to the libraries listed below

• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆19Updated last year
• ashwio / arm64-sysreg-lib
  Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.
  ☆30Updated 3 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆27Updated 6 months ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆18Updated last month
• hwangcc23 / ptm2human
  ARM PTM decoder, and ARM ETM v4 decoder. ptm2human is a decoder for trace data outputted by Program Trace Macrocell (PTM) and Embedded Tr…
  ☆53Updated last month
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• tzvisor / ltzvisor
  LTZVisor: a Lightweight TrustZone-assisted Hypervisor
  ☆80Updated 6 years ago
• petrpavlu / valgrind-riscv64
  Valgrind with support for the RISCV64/Linux platform.
  ☆63Updated 8 months ago
• markic / linker-and-loader
  Linker and loader for elf relocatable files. Developed in C for ARM architecture.
  ☆30Updated last year
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆50Updated 2 weeks ago
• RISCV-on-Microsemi-FPGA / FreeRTOS
  FreeRTOS for RISC-V
  ☆26Updated 6 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆21Updated 5 years ago
• DragonL / YAC6xSim
  Yet another implementation of TI C6x DSP simulator
  ☆12Updated 11 years ago
• hardenedlinux / embedded-iot_profile
  embedded-iot_profile
  ☆103Updated 4 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆56Updated 2 years ago
• ARM-software / CSAL
  Coresight Access Library
  ☆119Updated last month
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆35Updated 6 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆49Updated this week
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆20Updated last year
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆37Updated last year
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆22Updated 2 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆66Updated 2 years ago
• anishathalye / bin2coe
  A tool to convert binary files to COE files 💫
  ☆14Updated 2 months ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆46Updated 2 years ago
• bao-project / bao-helloworld
  ☆9Updated last month
• kuopinghsu / callgraph-gen
  Generating the call graph from elf binary file
  ☆35Updated last year
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆75Updated 2 weeks ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆35Updated last year