Alternatives and similar repositories for qemu-etrace

Users that are interested in qemu-etrace are comparing it to the libraries listed below

• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆19Updated last year
• ashwio / arm64-sysreg-lib
  Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.
  ☆30Updated 4 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆28Updated 7 months ago
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆18Updated last month
• RinHizakura / mini-gdbstub
  An implementation of the GDB Remote Serial Protocol to help you adding debug mode on emulator
  ☆67Updated last week
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆33Updated 10 years ago
• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆12Updated last month
• markic / linker-and-loader
  Linker and loader for elf relocatable files. Developed in C for ARM architecture.
  ☆30Updated last year
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• riscv-admin / uarch-side-channels
  ☆16Updated 5 months ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆63Updated 2 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• grandemk / qemu_devices
  PCI device for qemu with mmio, pio, dma
  ☆74Updated 8 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• ccelio / riscv-hpmcounters
  A simple utility for doing RISC-V HPM perf monitoring.
  ☆16Updated 8 years ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆47Updated 2 years ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆20Updated last year
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆35Updated last week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• hardenedlinux / embedded-iot_profile
  embedded-iot_profile
  ☆104Updated 4 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆57Updated 3 years ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆23Updated last year
• ilg-deprecated / riscv-none-gcc-build
  DEPRECATED! -> Project moved to xPack Dev Tools ->
  ☆6Updated 5 years ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆31Updated 2 weeks ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated last month
• RISCV-on-Microsemi-FPGA / FreeRTOS
  FreeRTOS for RISC-V
  ☆26Updated 6 years ago
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆23Updated 2 years ago
• levex / kernel-qemu-pci
  Creating a custom PCI device in QEMU and a module for it in the Linux kernel.
  ☆94Updated 10 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆21Updated 2 months ago