edgarigl / qemu-etrace

Related projects ⓘ

Alternatives and complementary repositories for qemu-etrace

• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆15Updated last year
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆24Updated last month
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆20Updated last year
• ARM-software / CSAL
  Coresight Access Library
  ☆112Updated last week
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆43Updated 2 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆69Updated 3 months ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆52Updated 2 years ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆15Updated 11 months ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆26Updated 3 years ago
• tzvisor / ltzvisor
  LTZVisor: a Lightweight TrustZone-assisted Hypervisor
  ☆79Updated 6 years ago
• ashwio / arm64-sysreg-lib
  Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.
  ☆29Updated 3 years ago
• riscv-admin / uarch-side-channels
  ☆13Updated 6 months ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆28Updated 2 months ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆44Updated this week
• shengwenliang / fpga-nvme-controller
  Chisel NVMe controller
  ☆13Updated last year
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆59Updated 2 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆50Updated last year
• sifive / FreeRTOS-metal
  ☆14Updated 10 months ago
• intel / pfr-wilson-city
  ☆21Updated last month
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆14Updated 2 weeks ago
• hardenedlinux / embedded-iot_profile
  embedded-iot_profile
  ☆98Updated 4 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆75Updated this week
• chillancezen / Zelda.RISCV.Emulator
  A System Level RISCV32 Emulator Over x86_64: capable of booting RISCV Linux
  ☆25Updated 3 years ago
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆33Updated 9 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆42Updated last month
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• hex-five / multizone-sdk-arm
  MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…
  ☆14Updated last year
• rlangoy / ZedBoard-BareMetal-Examples
  ZedBoard Bare Metal examples
  ☆23Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated this week
• hwangcc23 / ptm2human
  ARM PTM decoder, and ARM ETM v4 decoder. ptm2human is a decoder for trace data outputted by Program Trace Macrocell (PTM) and Embedded Tr…
  ☆50Updated 2 years ago