IntelLabs / parsacLinks
This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm
☆15Updated last month
Alternatives and similar repositories for parsac
Users that are interested in parsac are comparing it to the libraries listed below
Sorting:
- DATC RDF☆50Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- GPU-based logic synthesis tool☆86Updated last month
- ☆74Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆24Updated last year
- ☆84Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 6 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- EDA physical synthesis optimization kit☆60Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆30Updated last year
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆54Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- ☆31Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 4 years ago