IntelLabs / parsacLinks
This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm
☆16Updated 3 months ago
Alternatives and similar repositories for parsac
Users that are interested in parsac are comparing it to the libraries listed below
Sorting:
- DATC RDF☆50Updated 5 years ago
- ☆77Updated 3 months ago
- GPU-based logic synthesis tool☆90Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated 11 months ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆86Updated 3 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Open Source Detailed Placement engine☆39Updated 5 years ago
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- ☆34Updated 4 years ago
- EDA physical synthesis optimization kit☆61Updated last year
- ☆31Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆57Updated last year
- ☆31Updated last year
- ☆15Updated 2 years ago
- ☆29Updated last year