IntelLabs / parsacLinks
This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm
☆15Updated 2 months ago
Alternatives and similar repositories for parsac
Users that are interested in parsac are comparing it to the libraries listed below
Sorting:
- DATC RDF☆50Updated 5 years ago
- ☆74Updated 2 months ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- DATC Robust Design Flow.☆36Updated 5 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆24Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆56Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆136Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ☆85Updated 2 months ago
- EDA physical synthesis optimization kit☆60Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- ☆31Updated 3 years ago
- ☆32Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 7 months ago
- UCSD Detailed Router☆90Updated 4 years ago
- ☆19Updated 2 years ago