IntelLabs / parsacLinks
This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm
☆15Updated last month
Alternatives and similar repositories for parsac
Users that are interested in parsac are comparing it to the libraries listed below
Sorting:
- DATC RDF☆51Updated 4 years ago
- ☆73Updated last month
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- ☆25Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 6 months ago
- ☆77Updated 3 weeks ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 9 months ago
- ☆31Updated 3 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- ☆18Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆58Updated last week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆11Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆20Updated 3 months ago