IntelLabs / parsac
This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm
☆12Updated 8 months ago
Alternatives and similar repositories for parsac:
Users that are interested in parsac are comparing it to the libraries listed below
- DATC RDF☆49Updated 4 years ago
- ☆14Updated 11 months ago
- ☆71Updated 4 months ago
- Artificial Netlist Generator☆38Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆42Updated 3 months ago
- Benchmark Generator for Global Routing☆12Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆16Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- EDA physical synthesis optimization kit☆52Updated last year
- ☆29Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- ☆25Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆73Updated 8 months ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆13Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago