Alternatives and similar repositories for Device-Placement-Optimization-with-Reinforcement-Learning

Users that are interested in Device-Placement-Optimization-with-Reinforcement-Learning are comparing it to the libraries listed below

• msr-fiddle / dnn-partitioning
  ☆40Updated 4 years ago
• aravic / generalizable-device-placement
  Reference code for https://arxiv.org/abs/1906.08879
  ☆17Updated 5 years ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆114Updated 2 years ago
• Yu-Maryland / RESPECT
  RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)
  ☆11Updated 2 years ago
• lydiawunan / IronMan
  IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis
  ☆26Updated 3 years ago
• gpgpu-sim / pytorch-gpgpu-sim
  Modified version of PyTorch able to work with changes to GPGPU-Sim
  ☆56Updated 2 years ago
• maestro-project / confuciux
  ☆33Updated 4 years ago
• hehaodele / circuit-gnn
  [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/
  ☆111Updated 2 years ago
• Alaya-in-Matrix / MACE
  code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"
  ☆27Updated 7 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• gpgpu-sim / cutlass-gpgpu-sim
  ☆27Updated 5 years ago
• zjjzby / GNN-hardware-acceleration-paper
  This repo is to collect the state-of-the-art GNN hardware acceleration paper
  ☆54Updated 4 years ago
• CatherineMeng / FGYM-user-demo
  Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning
  ☆13Updated 4 years ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆30Updated 3 years ago
• sysu-eda / DeepRL-Scheduling
  A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
  ☆15Updated 4 years ago
• limenghao / AdaTune
  This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).
  ☆14Updated 4 years ago
• anony-sub / chameleon
  Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation
  ☆27Updated 5 years ago
• I-Doctor / gnn-acceleration-framework-with-FPGA
  including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…
  ☆12Updated last year
• Accelergy-Project / timeloop-accelergy-tutorial
  Docker container with tools for the Timeloop/Accelergy tutorial
  ☆22Updated last year
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated last year
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 2 years ago
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆37Updated last year
• pku-liang / HASCO
  agile hardware-software co-design
  ☆50Updated 3 years ago
• union-codesign / union
  ☆14Updated 3 years ago
• srivatsankrishnan / oss-arch-gym
  Open source version of ArchGym project.
  ☆117Updated 4 months ago
• miglopst / PIM_NDP_papers
  ☆65Updated 4 years ago
• open-photonics / lightning-lts
  [Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference
  ☆16Updated 11 months ago
• yeshaokai / ADMM-NN
  ☆36Updated 6 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago