indrajeet95 / Device-Placement-Optimization-with-Reinforcement-LearningLinks
https://arxiv.org/abs/1706.04972
☆45Updated 7 years ago
Alternatives and similar repositories for Device-Placement-Optimization-with-Reinforcement-Learning
Users that are interested in Device-Placement-Optimization-with-Reinforcement-Learning are comparing it to the libraries listed below
Sorting:
- ☆41Updated 5 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Updated 3 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Updated 2 years ago
- Reference code for https://arxiv.org/abs/1906.08879☆18Updated 6 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆111Updated 2 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Updated 4 years ago
- Modified version of PyTorch able to work with changes to GPGPU-Sim☆57Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices☆37Updated last year
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Updated 2 years ago
- Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning☆13Updated 4 years ago
- DRL models for graph partitioning and sparse matrix ordering.☆32Updated 2 years ago
- ☆32Updated 4 years ago
- ☆25Updated last year
- ☆54Updated 6 months ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆27Updated 6 years ago
- ☆69Updated 4 years ago
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆27Updated 7 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Updated 6 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Open source version of ArchGym project.☆123Updated 8 months ago
- ☆32Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- ☆11Updated 3 years ago