indrajeet95 / Device-Placement-Optimization-with-Reinforcement-Learning
https://arxiv.org/abs/1706.04972
☆42Updated 6 years ago
Alternatives and similar repositories for Device-Placement-Optimization-with-Reinforcement-Learning:
Users that are interested in Device-Placement-Optimization-with-Reinforcement-Learning are comparing it to the libraries listed below
- Reference code for https://arxiv.org/abs/1906.08879☆16Updated 5 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- ☆39Updated 4 years ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆35Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆111Updated last year
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆10Updated last year
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆27Updated 6 years ago
- ☆33Updated 3 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆103Updated last year
- ☆36Updated 6 years ago
- ☆13Updated 4 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆14Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- [Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆16Updated 6 months ago
- Demonstrating the usage of FGYM: A Toolkit for benchmarking FPGA-accelerated Reinforcement Learning☆13Updated 3 years ago
- Modified version of PyTorch able to work with changes to GPGPU-Sim☆51Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆11Updated 5 years ago
- Parallel sparse direct solver for circuit simulation☆43Updated 2 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆51Updated 5 months ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- Learning to schedule distributed resources with deep reinforcement learning.☆14Updated 5 years ago
- ☆21Updated 2 years ago
- ☆29Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago