khushhallchandra / Simulated-AnnealingLinks
Simulated Annealing to minimize the wirelength
☆8Updated 8 years ago
Alternatives and similar repositories for Simulated-Annealing
Users that are interested in Simulated-Annealing are comparing it to the libraries listed below
Sorting:
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- ☆21Updated 2 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆26Updated 6 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆44Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆26Updated 2 years ago
- Digital Standard Cells based SAR ADC☆14Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Convert C files into Verilog☆16Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- EDA physical synthesis optimization kit☆58Updated last year
- ☆42Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- ☆20Updated 3 years ago
- ☆29Updated last year
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- ☆24Updated 2 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago