khushhallchandra / Simulated-AnnealingLinks
Simulated Annealing to minimize the wirelength
☆8Updated 8 years ago
Alternatives and similar repositories for Simulated-Annealing
Users that are interested in Simulated-Annealing are comparing it to the libraries listed below
Sorting:
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆26Updated 6 years ago
- Digital Standard Cells based SAR ADC☆14Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Pathfinder routing algorithm practice☆14Updated 8 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- EDA Analytics Central☆15Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- Convert C files into Verilog☆16Updated 6 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Updated 5 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆26Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 5 months ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆44Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆44Updated 4 years ago
- ☆21Updated 2 years ago
- SAT-based ATPG using TG-Pro model☆16Updated 7 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆20Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Updated last year
- VLSI EDA Global Router☆73Updated 7 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆113Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago