khushhallchandra / Simulated-AnnealingLinks
Simulated Annealing to minimize the wirelength
☆8Updated 8 years ago
Alternatives and similar repositories for Simulated-Annealing
Users that are interested in Simulated-Annealing are comparing it to the libraries listed below
Sorting:
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- ☆42Updated 2 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- ☆21Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆27Updated 2 years ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Updated 6 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- Convert C files into Verilog☆17Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆65Updated 8 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆15Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆25Updated 7 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 7 months ago
- EDA physical synthesis optimization kit☆60Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆16Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Pathfinder routing algorithm practice☆15Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago