khushhallchandra / Simulated-Annealing
Simulated Annealing to minimize the wirelength
☆8Updated 7 years ago
Alternatives and similar repositories for Simulated-Annealing:
Users that are interested in Simulated-Annealing are comparing it to the libraries listed below
- ☆21Updated 2 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆26Updated 6 years ago
- Open Source Detailed Placement engine☆35Updated 5 years ago
- Convert C files into Verilog☆16Updated 6 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆107Updated last year
- Routing Visualization for Physical Design☆18Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆25Updated 2 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆38Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- ☆37Updated last year
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- SAT-based ATPG using TG-Pro model☆15Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- A Scala w/ Chisel based implementation of a processing engine generator for neural network accelerators.☆10Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- Pathfinder routing algorithm practice☆12Updated 7 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- ☆20Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆11Updated 5 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70Updated 4 years ago
- Digital Standard Cells based SAR ADC☆12Updated 3 years ago