khushhallchandra / Simulated-Annealing
Simulated Annealing to minimize the wirelength
☆7Updated 7 years ago
Related projects: ⓘ
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆26Updated 5 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆37Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆22Updated last year
- Benchmarks for Approximate Circuit Synthesis☆12Updated 4 years ago
- ☆20Updated last year
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- SAT-based ATPG using TG-Pro model☆15Updated 6 years ago
- Routing Visualization for Physical Design☆18Updated 5 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆10Updated 10 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 4 years ago
- ☆34Updated last year
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- EDA physical synthesis optimization kit☆49Updated 10 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆12Updated 5 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆37Updated 5 years ago
- Pathfinder routing algorithm practice☆10Updated 7 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆39Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆67Updated 4 years ago
- ☆14Updated last year
- Machine Learning Techniques for Hardware Trojan Detection☆15Updated 3 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆13Updated 5 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆100Updated last year
- Design for 4 x 4 Matrix Multiplication using Verilog☆26Updated 9 years ago