Alternatives and similar repositories for Xyce_Regression

Users that are interested in Xyce_Regression are comparing it to the libraries listed below

• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆22Updated 5 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 3 weeks ago
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 10 months ago
• martinjankoehler / klayout-pex
  Parasitic Extraction for KLayout
  ☆20Updated this week
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆48Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• aolofsson / IDEA
  ☆33Updated 5 years ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆24Updated 2 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆18Updated last year
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆22Updated 5 years ago
• Qucs / qucs-help
  Qucs-Help documentation
  ☆11Updated 6 years ago
• google / bigspicy
  ☆41Updated 2 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆50Updated last year
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0
  7 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆26Updated 2 years ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆40Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 2 weeks ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆27Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆50Updated last week
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆20Updated 2 years ago
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆13Updated 8 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆38Updated last week