Alternatives and similar repositories for Xyce_Regression:

Users that are interested in Xyce_Regression are comparing it to the libraries listed below

• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆22Updated 3 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆29Updated last month
• bluecheetah / bag
  BAG framework
  ☆40Updated 9 months ago
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• aolofsson / POSH
  ☆43Updated 5 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆22Updated 4 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆36Updated last week
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆20Updated 2 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆48Updated 2 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated last month
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• aolofsson / IDEA
  ☆34Updated 5 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆39Updated last year
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• google / bigspicy
  ☆41Updated 2 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆18Updated 11 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆47Updated 3 months ago
• martinjankoehler / klayout-pex
  Parasitic Extraction for KLayout
  ☆20Updated last week
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆23Updated last year
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆63Updated last week
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• pulp-platform / svase
  ☆31Updated 3 months ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆25Updated last year