Alternatives and similar repositories for venus

Users that are interested in venus are comparing it to the libraries listed below

• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆222Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆153Updated 2 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆517Updated last year
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆358Updated 5 months ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆118Updated 5 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆173Updated 2 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆109Updated 6 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆438Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆829Updated last month
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆306Updated last week
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 4 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆731Updated 4 months ago
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆450Updated 3 weeks ago
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Updated 6 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆136Updated 2 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆182Updated 8 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆681Updated 3 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆182Updated 4 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆169Updated 5 years ago