RISC-V instruction set simulator built for education
☆160Sep 6, 2022Updated 3 years ago
Alternatives and similar repositories for venus
Users that are interested in venus are comparing it to the libraries listed below
Sorting:
- RISC-V instruction set simulator built for education☆222Apr 2, 2022Updated 3 years ago
- RISC-V Assembler and Runtime Simulator☆441Jun 8, 2024Updated last year
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- BisetMap is a fast and thread-safe two-way hash map of sets for Rust.☆13Nov 9, 2017Updated 8 years ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- Rust library for showing text based progress bar and job status☆10Nov 18, 2022Updated 3 years ago
- Introduction to Ace of Spades Classic☆12Updated this week
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆14Mar 25, 2019Updated 6 years ago
- ☆13Feb 1, 2025Updated last year
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 12 years ago
- A determinizing tracer using Ptrace☆39Sep 20, 2020Updated 5 years ago
- RISC-V V Extension Encoder☆11Jul 28, 2022Updated 3 years ago
- Simple SigmaJS based graph viewer☆17Nov 18, 2025Updated 3 months ago
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- liburing bindings☆35Aug 28, 2022Updated 3 years ago
- RARS -- RISC-V Assembler and Runtime Simulator☆1,512Jul 19, 2024Updated last year
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Aug 28, 2022Updated 3 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- Construct (or destruct) emoji from layered SVGs☆13Jan 17, 2022Updated 4 years ago
- RLU resizable hash-table☆17Aug 24, 2015Updated 10 years ago
- Portable SIMD specification☆19Apr 24, 2017Updated 8 years ago
- Userscript that introduces some user experience enhancements to the Nixpkgs and the NixOS manuals☆13Oct 16, 2023Updated 2 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Jun 19, 2024Updated last year
- ☆18May 4, 2020Updated 5 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- An architecture module for Binary Ninja to support msp430☆18Aug 23, 2024Updated last year
- Wireshark Dissector for the ENet Protocol☆20Jul 26, 2023Updated 2 years ago
- RISC-V Instruction Set Metadata☆42Oct 21, 2018Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- A symbolic evaluator for MIR☆20Jan 20, 2020Updated 6 years ago
- Haskell binding for PADS☆21Jun 10, 2019Updated 6 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,232Feb 18, 2026Updated 2 weeks ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Server mods for Ace of Spades Classic☆20Updated this week
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- Poetry lockfile support for Bazel☆21Dec 18, 2023Updated 2 years ago