MrAbhi19 / OpenSiliconHubView external linksLinks
Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each design is validated against official specifications and supported with comprehensive testbenches.
☆45Dec 29, 2025Updated last month
Alternatives and similar repositories for OpenSiliconHub
Users that are interested in OpenSiliconHub are comparing it to the libraries listed below
Sorting:
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Tax types and computations for Australia☆11Dec 8, 2025Updated 2 months ago
- Copied from https://bitbucket.org/kztk/partially-reversible-lang-impl/☆12Jan 15, 2026Updated last month
- A powerful airgapped CLI tool for executing Ethereum validator operations including consolidation, switching, and both partial and full w…☆13Jan 13, 2026Updated last month
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- ☆20Feb 27, 2023Updated 2 years ago
- Loading python modules and packages from a remote machine☆10Aug 16, 2019Updated 6 years ago
- A custom component for Home Assistant which integrates my picoTTS Addon on HASS.io,☆11Jun 3, 2022Updated 3 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- Concurrency features for the Haskell machines package☆16Mar 11, 2022Updated 3 years ago
- Website for CSE230☆10Jan 29, 2016Updated 10 years ago
- Code and notebooks for reproducing the method of "DIY hyperspectral imaging via polarization-induced spectral filters." Katherine Salesin…☆11Aug 1, 2022Updated 3 years ago
- A plugin for circuit notation