knowm / memristor-discoveryLinks
Java Application for automated memristor experiments and data collection based on Digilent's Analog Discovery 2 USB Oscilloscope and Knowm's Memristor Discovery Board.
☆47Updated 4 years ago
Alternatives and similar repositories for memristor-discovery
Users that are interested in memristor-discovery are comparing it to the libraries listed below
Sorting:
- JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…☆63Updated 4 years ago
- Digilent Waveforms AD2 SDK Java Implementation☆17Updated 4 years ago
- MicroPython port to litex FPGA platforms☆41Updated 5 years ago
- Automatically generates analog circuits using evolutionary algorithms☆263Updated 12 years ago
- Circuit simulator of the Qucs project☆31Updated 11 months ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆128Updated 6 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆69Updated 3 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆46Updated 6 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 7 years ago
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- ☆64Updated 2 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Updated 6 years ago
- ☆55Updated 3 years ago
- A repository of information and source files for toolflow-supported hardware☆31Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- TinyTapeout-02 submission repository☆28Updated last year
- RISC-V CPU for OpenFPGAs, in Icestudio☆96Updated last year
- ☆19Updated last year
- ☆65Updated 10 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- RFID tag and tester in Verilog☆40Updated 12 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Triple Modular Redundancy☆28Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 6 years ago