Alternatives and similar repositories for memristor-discovery

Users that are interested in memristor-discovery are comparing it to the libraries listed below

• knowm / jspice
  JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…
  ☆61Updated 4 years ago
• Ttl / evolutionary-circuits
  Automatically generates analog circuits using evolutionary algorithms
  ☆262Updated 12 years ago
• knowm / waveforms4j
  Digilent Waveforms AD2 SDK Java Implementation
  ☆17Updated 4 years ago
• fupy / micropython
  MicroPython port to litex FPGA platforms
  ☆40Updated 5 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆105Updated 4 years ago
• jck / riscv
  ☆19Updated last year
• opencpi / opencpi
  Open Component Portability Infrastructure
  ☆62Updated 4 years ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆39Updated last year
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• casper-astro / mlib_devel
  ☆63Updated 3 weeks ago
• wisp / rfid-verilog
  RFID tag and tester in Verilog
  ☆38Updated 12 years ago
• dawsonjon / FPGA-TX
  FPGA based transmitter
  ☆99Updated 8 years ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆132Updated last year
• antmicro / litex-vexriscv-tensorflow-lite-demo
  TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board
  ☆68Updated 3 years ago
• r4d10n / iCEstick-hacks
  iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter
  ☆18Updated 8 years ago
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆154Updated last year
• mwelling / beagle-wire
  ICE40 FPGA Cape for Beaglebone
  ☆52Updated 5 years ago
• devbisme / CAT-Board
  The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.
  ☆61Updated last year
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• cyrozap / iCEstick-UART-Demo
  This is a simple UART echo test for the iCEstick Evaluation Kit
  ☆39Updated 6 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 7 years ago
• fpga-logi / logi-projects
  ☆65Updated 9 years ago
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 4 years ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Updated 3 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 10 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆70Updated 3 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆110Updated 8 years ago
• krtkl / snickerdoodle-board-files
  ☆17Updated 7 years ago
• sinara-hw / sinara
  Sayma AMC/RTM issue tracker
  ☆42Updated 6 years ago