Alternatives and similar repositories for memristor-discovery

Users that are interested in memristor-discovery are comparing it to the libraries listed below

• knowm / jspice
  JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…
  ☆63Updated 4 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 7 years ago
• cyrozap / iCEstick-UART-Demo
  This is a simple UART echo test for the iCEstick Evaluation Kit
  ☆39Updated 7 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆38Updated 4 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆45Updated 9 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• haojunliu / OpenFPGA
  OpenFPGA
  ☆34Updated 7 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆19Updated 5 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆58Updated 2 years ago
• wisp / rfid-verilog
  RFID tag and tester in Verilog
  ☆41Updated 12 years ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 10 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆106Updated 4 years ago
• casper-astro / mlib_devel
  ☆66Updated 4 months ago
• SiLab-Bonn / basil
  A data acquisition framework in Python and Verilog.
  ☆42Updated last month
• SymbioticEDA / MARLANN
  Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
  ☆91Updated 6 years ago
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 4 years ago
• Ttl / evolutionary-circuits
  Automatically generates analog circuits using evolutionary algorithms
  ☆262Updated 13 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆28Updated 6 years ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆34Updated 4 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆39Updated last year
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆131Updated last year
• dawsonjon / FPGA-TX
  FPGA based transmitter
  ☆99Updated 8 years ago
• rubund / graywolf
  ☆114Updated 4 years ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆42Updated 3 years ago
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆98Updated last year
• fupy / micropython
  MicroPython port to litex FPGA platforms
  ☆41Updated 5 years ago
• cyrozap / osdvu
  ☆37Updated 10 years ago
• TinyTapeout / tinytapeout-02
  TinyTapeout-02 submission repository
  ☆28Updated last year