Alternatives and similar repositories for memristor-discovery

Users that are interested in memristor-discovery are comparing it to the libraries listed below

• knowm / jspice
  JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…
  ☆61Updated 4 years ago
• knowm / waveforms4j
  Digilent Waveforms AD2 SDK Java Implementation
  ☆17Updated 4 years ago
• jck / riscv
  ☆19Updated last year
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 7 years ago
• wisp / rfid-verilog
  RFID tag and tester in Verilog
  ☆38Updated 12 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆105Updated 4 years ago
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆96Updated last year
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆44Updated 9 years ago
• fupy / micropython
  MicroPython port to litex FPGA platforms
  ☆41Updated 5 years ago
• Ttl / evolutionary-circuits
  Automatically generates analog circuits using evolutionary algorithms
  ☆262Updated 12 years ago
• roboticslab-uc3m / fpga-nn
  NN on FPGA
  ☆22Updated 8 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆110Updated 9 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• agostini01 / FPGA_Neural-Network
  The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…
  ☆29Updated 8 years ago
• fpga-logi / logi-projects
  ☆65Updated 9 years ago
• SymbioticEDA / MARLANN
  Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
  ☆90Updated 6 years ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆39Updated last year
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 7 years ago
• devbisme / CAT-Board
  The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.
  ☆61Updated last year
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆52Updated 4 years ago
• casper-astro / mlib_devel
  ☆63Updated last month
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆55Updated 2 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago
• wware / myblaze
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17Updated 12 years ago
• cyrozap / iCEstick-UART-Demo
  This is a simple UART echo test for the iCEstick Evaluation Kit
  ☆39Updated 6 years ago
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆90Updated 7 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆86Updated 6 years ago