knowm / jspiceLinks
JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing memristors.
☆63Updated 4 years ago
Alternatives and similar repositories for jspice
Users that are interested in jspice are comparing it to the libraries listed below
Sorting:
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- Circuit simulator of the Qucs project☆31Updated 11 months ago
- ☆113Updated 4 years ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆223Updated this week
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆50Updated 10 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated this week
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆178Updated last week
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- ☆191Updated last year
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆94Updated 3 years ago
- Open-source version of SLiCAP, implemented in python☆37Updated last year
- XCircuit circuit drawing and schematic capture tool☆127Updated 2 weeks ago
- ☆56Updated 2 years ago
- Export netlists from Yosys to DigitalJS☆54Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 weeks ago
- Java Application for automated memristor experiments and data collection based on Digilent's Analog Discovery 2 USB Oscilloscope and Know…☆47Updated 4 years ago
- The Xyce™ Parallel Electronic Simulator☆101Updated this week
- SPICE netlist visualizer☆75Updated last week
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Utilities for MyHDL☆19Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆88Updated 11 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆21Updated last year
- Core description files for FuseSoC☆124Updated 5 years ago
- A series of CORDIC related projects☆119Updated last year
- Copyleftist's Standard Cell Library☆99Updated last year
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Updated 5 years ago
- Verilog-A simulation models☆89Updated last month