Alternatives and similar repositories for jspice:

Users that are interested in jspice are comparing it to the libraries listed below

• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆99Updated 2 years ago
• jaijeet / MAPP
  The Berkeley Model and Algorithm Prototyping Platform
  ☆17Updated 3 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆115Updated last month
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆90Updated 3 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆157Updated 2 weeks ago
• knowm / memristor-discovery
  Java Application for automated memristor experiments and data collection based on Digilent's Analog Discovery 2 USB Oscilloscope and Know…
  ☆43Updated 3 years ago
• idea-fasoc / fasoc
  ☆54Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆50Updated 2 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated 10 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆33Updated 5 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 4 months ago
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆28Updated 3 months ago
• rubund / graywolf
  ☆111Updated 4 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆203Updated this week
• ngspice / ngspice
  ☆153Updated 10 months ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆68Updated 5 years ago
• ra3xdh / qucs
  This repository is archived. Use Qucs-S instead
  ☆25Updated 3 years ago
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆46Updated 9 years ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆149Updated 10 months ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆58Updated 3 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated 3 months ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆27Updated 3 weeks ago
• danielvilas / PySpice-Library
  Library of componentes for PySpice
  ☆13Updated 5 years ago
• fgr1986 / vlsi_memristor_compact_model
  Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…
  ☆42Updated 5 years ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆59Updated 2 weeks ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆115Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆66Updated 3 months ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆23Updated 4 years ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆20Updated 2 years ago
• knowm / memristor-models-4-all
  This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.
  ☆117Updated 5 years ago