Alternatives and similar repositories for jspice

Users that are interested in jspice are comparing it to the libraries listed below

• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆31Updated last month
• ngspice / ngspice
  ☆208Updated last year
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆225Updated this week
• rubund / graywolf
  ☆114Updated 5 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆180Updated 2 months ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆95Updated 3 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆113Updated 2 weeks ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆128Updated this week
• knowm / memristor-discovery
  Java Application for automated memristor experiments and data collection based on Digilent's Analog Discovery 2 USB Oscilloscope and Know…
  ☆47Updated 4 years ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆138Updated 2 months ago
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆166Updated 2 years ago
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆52Updated 10 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• featherweight-ip / fwrisc
  Featherweight RISC-V implementation
  ☆53Updated 4 years ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆57Updated last week
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆131Updated 2 years ago
• ra3xdh / qucs
  This repository is archived. Use Qucs-S instead
  ☆25Updated 3 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 5 years ago
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆22Updated last year
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆100Updated last year
• f18m / netlist-viewer
  SPICE netlist visualizer
  ☆83Updated last month
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆121Updated last year
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆244Updated 8 months ago
• ahkab / ahkab
  a SPICE-like electronic circuit simulator written in Python
  ☆380Updated last year
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆29Updated 5 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆37Updated last year