Alternatives and similar repositories for jspice:

Users that are interested in jspice are comparing it to the libraries listed below

• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆96Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆112Updated 3 weeks ago
• idea-fasoc / fasoc
  ☆53Updated last year
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆21Updated 4 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆45Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 6 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated 2 months ago
• jaijeet / MAPP
  The Berkeley Model and Algorithm Prototyping Platform
  ☆14Updated last month
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆57Updated 2 years ago
• rubund / graywolf
  ☆109Updated 3 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆63Updated 3 weeks ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆22Updated last year
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆56Updated 2 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 3 months ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆66Updated 4 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated last month
• ngspice / ngspice
  ☆141Updated 7 months ago
• MatBucher / ekv3model
  ☆17Updated 9 months ago
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆18Updated 11 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆28Updated 4 years ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆25Updated 3 weeks ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆105Updated this week
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆28Updated last month
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆73Updated last month
• wulffern / cicsim
  Custom IC Creator Simulation tools
  ☆12Updated 3 weeks ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated 7 months ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 6 months ago
• knowm / memristor-models-4-all
  This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.
  ☆112Updated 5 years ago
• efabless / chipignite-resources
  ☆78Updated 2 years ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated 2 years ago