knowm / jspiceLinks
JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing memristors.
☆63Updated 4 years ago
Alternatives and similar repositories for jspice
Users that are interested in jspice are comparing it to the libraries listed below
Sorting:
- ADMS is a code generator for some of Verilog-A☆103Updated 3 years ago
- ☆114Updated 4 years ago
- Circuit simulator of the Qucs project☆31Updated 3 weeks ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆178Updated last month
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- SPICE netlist visualizer☆82Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated last week
- ☆197Updated last year
- ☆57Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 6 months ago
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆50Updated 10 years ago
- BAG framework☆41Updated last year
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- A series of CORDIC related projects☆120Updated last year
- Open-source version of SLiCAP, implemented in python☆37Updated last year
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- Java Application for automated memristor experiments and data collection based on Digilent's Analog Discovery 2 USB Oscilloscope and Know…☆47Updated 4 years ago
- ☆86Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Updated 5 years ago
- A 32-bit RISC-V processor for mriscv project☆60Updated 8 years ago
- D3.js and ELK based schematic visualizer☆111Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- An Open Source configuration of the Arty platform☆131Updated last year