Obijuan / RISC-V-FPGALinks
RISC-V CPU for OpenFPGAs, in Icestudio
☆92Updated last year
Alternatives and similar repositories for RISC-V-FPGA
Users that are interested in RISC-V-FPGA are comparing it to the libraries listed below
Sorting:
- Collection of open-source peripherals in Verilog☆177Updated 3 years ago
- VHDL library 4 FPGAs☆179Updated this week
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆108Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- FuseSoC standard core library☆139Updated last week
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- CoreScore☆155Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Ultimate ECP5 development board☆106Updated 5 years ago
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- List of all links you can try with ULX3S☆99Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- ☆132Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- Z80 CPU for OpenFPGAs, with Icestudio☆81Updated 11 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆170Updated last year
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- ☆93Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆77Updated this week
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 10 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆105Updated 10 months ago