Advanced Encryption Standard (AES) SystemVerilog Core
☆36Jan 2, 2018Updated 8 years ago
Alternatives and similar repositories for AES
Users that are interested in AES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples and reference for System Verilog Assertions☆92Mar 18, 2017Updated 9 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- ☆19Jun 30, 2015Updated 10 years ago
- UVM agents☆86May 26, 2017Updated 8 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆17Aug 7, 2018Updated 7 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- Reference examples and short projects using UVM Methodology☆296May 18, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- FPGA based PDP-11 cpu☆18Jan 2, 2016Updated 10 years ago
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 8 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Updated this week
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Aug 26, 2016Updated 9 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last month
- A generic class library in SystemVerilog☆87May 20, 2021Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆207Apr 23, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Solutions to the Google foobar challenges made to me☆12Jun 6, 2022Updated 3 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆11Oct 24, 2023Updated 2 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- arm-trusted-firmware☆28Jan 15, 2026Updated 2 months ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Create a variety of wonderful fractals and curves in Typst☆17May 11, 2025Updated 10 months ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Updated this week
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- training labs and examples☆452Aug 1, 2022Updated 3 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 7 years ago