Advanced Encryption Standard (AES) SystemVerilog Core
☆36Jan 2, 2018Updated 8 years ago
Alternatives and similar repositories for AES
Users that are interested in AES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Examples and reference for System Verilog Assertions☆91Mar 18, 2017Updated 9 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆73Jan 14, 2021Updated 5 years ago
- ☆19Jun 30, 2015Updated 10 years ago
- UVM agents☆87May 26, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 7 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Reference examples and short projects using UVM Methodology☆300May 18, 2022Updated 4 years ago
- Take parameters of LeNet from caffe as a pre-trained model.☆12Jun 15, 2016Updated 9 years ago
- myhdl.org website☆13Dec 22, 2024Updated last year
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- FPGA based PDP-11 cpu☆19Jan 2, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 8 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆40Aug 26, 2016Updated 9 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated last month
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A generic class library in SystemVerilog☆89May 20, 2021Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆208Apr 23, 2017Updated 9 years ago
- Solutions to the Google foobar challenges made to me☆12Jun 6, 2022Updated 3 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆12Oct 24, 2023Updated 2 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Create a variety of wonderful fractals and curves in Typst☆17May 11, 2025Updated last year
- A near gate-level Verilog simulation of the 6502 microprocessor.☆22Dec 25, 2024Updated last year
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆376Updated this week
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23May 22, 2026Updated last week
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- ☆12Feb 28, 2023Updated 3 years ago