cjdrake / AESLinks
Advanced Encryption Standard (AES) SystemVerilog Core
☆35Updated 7 years ago
Alternatives and similar repositories for AES
Users that are interested in AES are comparing it to the libraries listed below
Sorting:
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆120Updated last week
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆89Updated 7 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Generate UVM register model from compiled SystemRDL input☆59Updated last month
- Examples and reference for System Verilog Assertions☆88Updated 8 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ☆96Updated 2 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- SystemRDL 2.0 language compiler front-end☆261Updated 3 weeks ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- ☆69Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- ideas and eda software for vlsi design☆50Updated 2 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- Verilog wishbone components☆119Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Announcements related to Verilator☆41Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 9 years ago