cjdrake / AES
Advanced Encryption Standard (AES) SystemVerilog Core
☆35Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for AES
- RISC-V Verification Interface☆74Updated 2 months ago
- Examples and reference for System Verilog Assertions☆82Updated 7 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆34Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated this week
- Extensible FPGA control platform☆53Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆54Updated 3 years ago
- A simple DDR3 memory controller☆51Updated last year
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- A generic class library in SystemVerilog☆78Updated 3 years ago
- Generate UVM register model from compiled SystemRDL input☆51Updated 2 months ago
- PCIe (1.0a to 2.0) Virtual host model for verilog☆83Updated 3 weeks ago
- ideas and eda software for vlsi design☆47Updated last week
- Altera Advanced Synthesis Cookbook 11.0☆93Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆113Updated last month
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆98Updated 3 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Introductory course into static timing analysis (STA).☆63Updated last week
- ☆42Updated 8 years ago
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆34Updated 4 months ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆73Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆44Updated 5 years ago
- Basic RISC-V Test SoC☆104Updated 5 years ago