Advanced Encryption Standard (AES) SystemVerilog Core
☆36Jan 2, 2018Updated 8 years ago
Alternatives and similar repositories for AES
Users that are interested in AES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Examples and reference for System Verilog Assertions☆95Mar 18, 2017Updated 9 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- UVM agents☆88May 26, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Jun 30, 2015Updated 11 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆19Aug 7, 2018Updated 8 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Reference examples and short projects using UVM Methodology☆308May 18, 2022Updated 4 years ago
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 9 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A near gate-level Verilog simulation of the 6502 microprocessor.☆23Dec 25, 2024Updated last year
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆45Updated this week
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆41Aug 26, 2016Updated 10 years ago
- A generic class library in SystemVerilog☆91May 20, 2021Updated 5 years ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 5 months ago
- Collection of examples for the MiniSat API☆16Feb 1, 2011Updated 15 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Source code repo for UVM Tutorial for Candy Lovers☆210Apr 23, 2017Updated 9 years ago
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- Solutions to the Google foobar challenges made to me☆12Jun 6, 2022Updated 4 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- ☆24Sep 23, 2015Updated 11 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- arm-trusted-firmware☆29Jul 3, 2026Updated 2 months ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆15Jun 6, 2016Updated 10 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 5 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- training labs and examples☆472Aug 1, 2022Updated 4 years ago
- ☆13Feb 28, 2023Updated 3 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year