Advanced Encryption Standard (AES) SystemVerilog Core
☆36Jan 2, 2018Updated 8 years ago
Alternatives and similar repositories for AES
Users that are interested in AES are comparing it to the libraries listed below
Sorting:
- ☆12Sep 26, 2016Updated 9 years ago
- Examples and reference for System Verilog Assertions☆91Mar 18, 2017Updated 8 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- ☆19Jun 30, 2015Updated 10 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆291May 18, 2022Updated 3 years ago
- UVM agents☆85May 26, 2017Updated 8 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆206Apr 23, 2017Updated 8 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 8 years ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 5 years ago
- Tina's personal website:)☆10Nov 3, 2020Updated 5 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- UCLA Bayesian modeling workshop - May 6, 2022 - 9am - 4pm (Pacific)☆11Sep 20, 2023Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- ☆19Feb 12, 2026Updated 3 weeks ago
- PyCharm Test Project created from Django default tutorial☆13Sep 23, 2015Updated 10 years ago
- 通过配置json，快速构建http请求接口，方便前端和后端数据交互☆10Sep 30, 2018Updated 7 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Interaction Timeline☆12Mar 2, 2026Updated last week
- A CPU cache simulator written in Python☆30Feb 4, 2016Updated 10 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Aug 26, 2016Updated 9 years ago
- Customized UVM Report Server☆42Feb 10, 2020Updated 6 years ago
- SystemVerilog Development Environment☆54Sep 9, 2021Updated 4 years ago
- Hook for the PoC for exploiting CVE-2024-32002☆16May 19, 2024Updated last year
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A guide to IRC for beginners☆12Jun 23, 2015Updated 10 years ago
- ☆10Jan 25, 2019Updated 7 years ago
- [CVPR'26 Findings] Source code for "RADSeg Unleashing Parameter and Compute Efficient Zero-Shot Open-Vocabulary Segmentation Using Agglom…☆33Feb 24, 2026Updated last week
- A very simple prototype for a basic OpenCL host and kernel code☆13Mar 28, 2017Updated 8 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Arduino Library for communicating and programming a Meanwell RPB-1600 charger over PMbus☆12May 15, 2023Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago