openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and peripherals for crypto, AI and edge computing.
☆28Nov 7, 2026Updated this week
Alternatives and similar repositories for openENOC
Users that are interested in openENOC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- A compact, configurable RISC-V core☆11Jul 31, 2025Updated last year
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆13Sep 16, 2026Updated last month
- ☆33Nov 25, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- wzv — record now, get waveforms later☆26Aug 29, 2026Updated 2 months ago
- Portable four-parameter vital signs monitor (ECG, SpO2, temperature, respiration) built on ESP32. Biomedical engineering bachelor's proje…☆18Jul 9, 2026Updated 4 months ago
- ☆20Apr 8, 2026Updated 7 months ago
- ☆38Oct 5, 2026Updated last month
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- Unified RISC-V Prefetch Queue and Branch Predictor☆11Sep 21, 2026Updated last month
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 9 months ago
- ☆14Sep 17, 2026Updated last month
- Bus performance analysis tool☆15Jun 9, 2026Updated 5 months ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 6 years ago
- An Affective Platform for AI in an Interdisciplinary Setting☆12Nov 6, 2026Updated last week
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An evolving Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆23Oct 7, 2026Updated last month
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- ☆19Feb 15, 2023Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆22Updated this week
- Linux driver for VS1053 and VS1063 audio codecs☆12Mar 15, 2023Updated 3 years ago
- Master-thesis-final☆18Oct 9, 2023Updated 3 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated 3 weeks ago
- Digital logic benchmark suite☆96Nov 3, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- Ampere's CPU Performance Model☆117Oct 28, 2026Updated 2 weeks ago
- ☆48Updated this week
- ☆18Sep 7, 2026Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆54Sep 9, 2026Updated 2 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- ☆14Mar 27, 2026Updated 7 months ago
Are these results useful?