☆10Aug 10, 2024Updated 2 years ago
Alternatives and similar repositories for NeoProf_FPGA
Users that are interested in NeoProf_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆64Aug 11, 2024Updated 2 years ago
- ☆13Jun 4, 2025Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Feb 21, 2024Updated 2 years ago
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆14Jun 24, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ESnet general-purpose FPGA design library.☆14Updated this week
- HBFSim (HBF Sim): an open-source High-Bandwidth Flash (HBF) simulator. Runs real LLM inference on a real GPU and injects modeled HBF timi…☆69Oct 23, 2026Updated last week
- ☆18Nov 1, 2021Updated 5 years ago
- Linux kernel source tree of developing SMDK kernel for CXL Memory☆10Oct 26, 2023Updated 3 years ago
- LoCaLUT_AE☆13Dec 8, 2025Updated 10 months ago
- ☆17Apr 7, 2026Updated 6 months ago
- CUDA Graph runtime tensor debugging utilities for PyTorch☆18Jul 12, 2026Updated 3 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆86Apr 11, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆24Apr 23, 2024Updated 2 years ago
- ☆13Mar 27, 2024Updated 2 years ago
- ☆18Feb 22, 2023Updated 3 years ago
- ☆18Jan 11, 2026Updated 9 months ago
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆14Nov 14, 2025Updated 11 months ago
- ☆15Apr 18, 2023Updated 3 years ago
- Code and reproducibility artifacts for reconstructing megakernel persistence with CUDA PDL☆26Aug 5, 2026Updated 2 months ago
- ☆18Dec 11, 2023Updated 2 years ago
- Utilities for paper writing.☆12Jan 11, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- EuroSys '23 Artifact Evaluation for "Fail through the Cracks: Cross-System Interaction Failures in Modern Cloud Systems"☆11Mar 12, 2023Updated 3 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Oct 26, 2026Updated last week
- DPDK Drivers for AMD OpenNIC☆36Jul 20, 2023Updated 3 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆53Mar 17, 2024Updated 2 years ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆17Apr 1, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- 记录19年之前的语义分割论文, 主要为supervised, 图像分割, 轻量级分割等方向. 目前暂停更新☆10Jun 16, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Aug 7, 2024Updated 2 years ago
- Documentation for Router Lab☆75Oct 26, 2026Updated last week
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 6 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- ☆10Dec 17, 2020Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Codes for our ADMS'24 paper "Bandwidth Expansion via CXL: A Pathway to Accelerating In-Memory Analytical Processing".☆10Nov 8, 2024Updated last year