jlpteaching / ECS154B
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B:
Users that are interested in ECS154B are comparing it to the libraries listed below
- A teaching-focused RISC-V CPU design used at UC Davis☆147Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆79Updated 3 months ago
- ☆91Updated last year
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆89Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- Comment on the rocket-chip source code☆177Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆83Updated 11 months ago
- ☆86Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆22Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Materials for ECS 201A☆11Updated 5 years ago
- SST Architectural Simulation Components and Libraries☆95Updated this week
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- RISC-V instruction set simulator built for education☆197Updated 3 years ago
- Next generation CGRA generator☆110Updated this week
- A Hardware Pipeline Description Language☆43Updated last year
- Ariane is a 6-stage RISC-V CPU☆134Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- 64-bit multicore Linux-capable RISC-V processor☆87Updated 6 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆181Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆103Updated 9 years ago
- Python wrapper for verilator model☆81Updated last year
- ☆61Updated 4 years ago