jlpteaching / ECS154BLinks
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B
Users that are interested in ECS154B are comparing it to the libraries listed below
Sorting:
- A teaching-focused RISC-V CPU design used at UC Davis☆153Updated 2 years ago
- Ariane is a 6-stage RISC-V CPU☆153Updated 6 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆143Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆195Updated 3 years ago
- Educational materials for RISC-V☆226Updated 4 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- ☆82Updated last year
- Brief SystemC getting started tutorial☆96Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- ☆87Updated last year
- RISC-V Assembly code assembler package for Python.☆53Updated 2 years ago
- SST Architectural Simulation Components and Libraries☆112Updated this week
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 6 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- Provides various testers for chisel users☆100Updated 3 years ago
- Modeling Architectural Platform☆215Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆183Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆118Updated 7 months ago
- RISC-V System on Chip Template☆160Updated 5 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆118Updated 2 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- Next generation CGRA generator☆118Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆239Updated last year