jlpteaching / ECS154BLinks
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B
Users that are interested in ECS154B are comparing it to the libraries listed below
Sorting:
- A teaching-focused RISC-V CPU design used at UC Davis☆151Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last month
- SST Architectural Simulation Components and Libraries☆106Updated last week
- RiVEC Bencmark Suite☆123Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆186Updated last month
- Modeling Architectural Platform☆212Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V Virtual Prototype☆180Updated 11 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- ☆33Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆293Updated 5 years ago
- Ariane is a 6-stage RISC-V CPU☆151Updated 5 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 5 months ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- An open source CPU design and verification platform for academia☆112Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆191Updated 2 years ago
- Recipe for FPGA cooking☆307Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆205Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆112Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆157Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 3 weeks ago
- ☆87Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Educational materials for RISC-V☆225Updated 4 years ago