jlpteaching / ECS154BLinks
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B
Users that are interested in ECS154B are comparing it to the libraries listed below
Sorting:
- A teaching-focused RISC-V CPU design used at UC Davis☆151Updated 2 years ago
- RISC-V instruction set simulator built for education☆218Updated 3 years ago
- Educational materials for RISC-V☆224Updated 4 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- ☆33Updated last year
- ☆87Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆114Updated last year
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- An open source CPU design and verification platform for academia☆111Updated last month
- Recipe for FPGA cooking☆307Updated last year
- SST Architectural Simulation Components and Libraries☆103Updated 2 weeks ago
- DRAMSim2: A cycle accurate DRAM simulator☆284Updated 4 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- ESESC: A Fast Multicore Simulator☆138Updated 4 years ago
- Brief SystemC getting started tutorial☆93Updated 6 years ago
- ☆186Updated last week
- Modeling Architectural Platform☆210Updated last week
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆205Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last week
- Comment on the rocket-chip source code☆179Updated 7 years ago