jlpteaching / ECS154BLinks
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B
Users that are interested in ECS154B are comparing it to the libraries listed below
Sorting:
- ☆34Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆150Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆87Updated last year
- Lab Material for CAE☆43Updated last year
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- Educational materials for RISC-V☆225Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- RiVEC Bencmark Suite☆125Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- The OpenPiton Platform☆28Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- Ariane is a 6-stage RISC-V CPU☆151Updated 6 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆52Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated 2 months ago
- An open source CPU design and verification platform for academia☆113Updated 3 months ago
- ESESC: A Fast Multicore Simulator☆140Updated last month
- RISC-V instruction set simulator built for education☆220Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 6 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- Next generation CGRA generator☆118Updated this week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Brief SystemC getting started tutorial☆95Updated 6 years ago