jlpteaching / ECS154BLinks
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B
Users that are interested in ECS154B are comparing it to the libraries listed below
Sorting:
- A teaching-focused RISC-V CPU design used at UC Davis☆152Updated 2 years ago
- Educational materials for RISC-V☆226Updated 4 years ago
- Ariane is a 6-stage RISC-V CPU☆151Updated 6 years ago
- ☆82Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 6 years ago
- SST Architectural Simulation Components and Libraries☆111Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- RiVEC Bencmark Suite☆127Updated last year
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆53Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 8 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆208Updated 2 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Example code for Modern SystemC using Modern C++☆69Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆169Updated 5 years ago
- Brief SystemC getting started tutorial☆96Updated 6 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- ☆35Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated 3 weeks ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- ☆87Updated last year