jlpteaching / ECS154BLinks
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B
Users that are interested in ECS154B are comparing it to the libraries listed below
Sorting:
- A repository containing homework labs for CSE548☆40Updated 8 years ago
- A Hardware Pipeline Description Language☆45Updated last year
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- chipyard in mill :P☆78Updated last year
- ☆84Updated 2 weeks ago
- ☆11Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆148Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- ☆86Updated last year
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆39Updated 7 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆82Updated 3 weeks ago
- ☆21Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated last month
- ☆33Updated 9 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Ariane is a 6-stage RISC-V CPU☆140Updated 5 years ago
- Example code for Modern SystemC using Modern C++☆64Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆37Updated this week
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- ☆59Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- A configurable SRAM generator☆51Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago