jlpteaching / ECS154BLinks
Materials for ECS 154B at UC Davis
☆36Updated 4 years ago
Alternatives and similar repositories for ECS154B
Users that are interested in ECS154B are comparing it to the libraries listed below
Sorting:
- A teaching-focused RISC-V CPU design used at UC Davis☆152Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last week
- An introductory guide to Bluespec (BSV)☆64Updated 6 years ago
- Ariane is a 6-stage RISC-V CPU☆145Updated 5 years ago
- RiVEC Bencmark Suite☆122Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Educational materials for RISC-V☆224Updated 4 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- ☆33Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- An open source CPU design and verification platform for academia☆112Updated last month
- Brief SystemC getting started tutorial☆93Updated 6 years ago
- ESESC: A Fast Multicore Simulator☆138Updated 3 years ago
- ☆61Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆146Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆87Updated 11 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RISC-V Virtual Prototype☆177Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆32Updated last week
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆75Updated this week