Alternatives and similar repositories for ECS154B

Users that are interested in ECS154B are comparing it to the libraries listed below

• uwsampa / cse548-labs
  A repository containing homework labs for CSE548
  ☆40Updated 8 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last year
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Updated 5 years ago
• IBM / perfect-chisel
  Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
  ☆30Updated last month
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆124Updated last year
• mariobadr / synfull-isca
  Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour
  ☆14Updated 6 years ago
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• ucb-bar / testchipip
  ☆84Updated 2 weeks ago
• Twine-Umich / Twine
  ☆11Updated 3 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆148Updated 2 years ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆111Updated last year
• lana555 / dynamatic
  ☆86Updated last year
• carrv / carrv.github.io
  Workshop on Computer Architecture Research with RISC-V (CARRV)
  ☆39Updated 7 months ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆82Updated 3 weeks ago
• gvsoc / gvsoc
  ☆21Updated this week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆142Updated last month
• intel / fpga-training
  ☆33Updated 9 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆140Updated 5 years ago
• dcblack / ModernSystemC
  Example code for Modern SystemC using Modern C++
  ☆64Updated 2 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆37Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆28Updated 4 months ago
• StanfordAHA / aha
  ☆59Updated this week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆67Updated last year
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆33Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆51Updated last week
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago