SCons (make-like) scripts for building FPGA code with Xilinx tools
☆18Jul 16, 2012Updated 14 years ago
Alternatives and similar repositories for xilinx-build-scripts
Users that are interested in xilinx-build-scripts are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Working space for free software licenses for hardware description language (e.g. VHDL, Verilog, Bluespec) projects☆15Aug 11, 2011Updated 15 years ago
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- PLY-based parsers.☆11Apr 18, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Development and verification environment for the mor1kx core☆12Dec 29, 2014Updated 11 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- AT Protocol IPLD-CAR Repository toolkit (CLI)☆10Oct 25, 2025Updated last year
- general-cores☆21Jul 16, 2025Updated last year
- ☆13Aug 22, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- High performance embedded systems for stereoscopic vision☆11Jul 23, 2019Updated 7 years ago
- A library that provides a Qt widget for drawing audio waveforms.☆21Jul 27, 2010Updated 16 years ago
- Cobo Vault developer Documents☆13Mar 17, 2021Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- Assistant for 3GPP telecommunication development☆19Feb 24, 2026Updated 8 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- This project is based on the ATMEL SAM3X8E MCU, a PCB was designed with KiCAD, and a kind of Arduino Due clone was build☆14Sep 30, 2015Updated 11 years ago
- 海思3559A开发☆14Jan 20, 2020Updated 6 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- Extends the scons build tool for reproducible workflows in bioinformatics.☆16Apr 16, 2026Updated 6 months ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenOCD with SWD support☆13Jul 23, 2015Updated 11 years ago
- A PDF classifier ensemble with REST API service☆23Mar 5, 2021Updated 5 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- ☆14Nov 15, 2021Updated 4 years ago
- A type theory based theorem proving library☆25Aug 23, 2011Updated 15 years ago
- protobuf 2.5.0+ for python 3☆18Oct 13, 2020Updated 6 years ago
- FPGA Development for the parallella☆18Aug 9, 2017Updated 9 years ago