jiegec / SPECCPU2017HarmonyLinks
Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
☆26Updated 3 months ago
Alternatives and similar repositories for SPECCPU2017Harmony
Users that are interested in SPECCPU2017Harmony are comparing it to the libraries listed below
Sorting:
- ☆11Updated last year
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- Unofficial LoongArch Intrinsics Guide☆60Updated last month
- Follow nginx log, and find out bad guys!☆22Updated last month
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Relaxed Rust (for cats)☆15Updated 5 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- My knowledge base☆67Updated 2 weeks ago
- ☆17Updated 3 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆52Updated 3 weeks ago
- Maintain patches for running chromium on loongarch64☆14Updated last week
- CIDR union / subtraction☆15Updated last week
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 11 months ago
- Convert shared libraries into relocatable objects☆10Updated last year
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- A Rust style C++ library.☆19Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆19Updated 6 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A router IP written in Verilog.☆12Updated 5 years ago
- 🧵 A HTTP(S) mirroring tool written in Rust, proposed for ustcmirror☆19Updated this week
- RISC-V VM in Bash☆29Updated 6 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Examine and discover LoongArch instructions☆21Updated 2 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago