jiegec / SPECCPU2017HarmonyLinks
Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
☆25Updated 2 months ago
Alternatives and similar repositories for SPECCPU2017Harmony
Users that are interested in SPECCPU2017Harmony are comparing it to the libraries listed below
Sorting:
- ☆11Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- CIDR union / subtraction☆14Updated this week
- Follow nginx log, and find out bad guys!☆21Updated 2 weeks ago
- Relaxed Rust (for cats)☆17Updated 5 years ago
- Maintain patches for running chromium on loongarch64☆14Updated 3 weeks ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 6 years ago
- My knowledge base☆63Updated last week
- Unofficial LoongArch Intrinsics Guide☆59Updated last week
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆51Updated 4 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- ☆17Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- RISC-V VM in Bash☆29Updated 4 months ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆31Updated 5 years ago
- 网络学堂 PC 端 App☆21Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- A naive verilog/systemverilog formatter☆21Updated 5 months ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆15Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 10 months ago
- Towards a million-node RISC-V cluster.☆13Updated 5 months ago
- RV32I by cats☆16Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago