j-core / j-core-ice40

Related projects ⓘ

Alternatives and complementary repositories for j-core-ice40

• lawrie / saxonsoc-ulx3s-bin
  The binaries for SaxonSoc Linux and other configurations
  ☆17Updated last year
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• lawrie / ulx3s_retro
  Retro computing on the Ulx3s ECP5 FPGA board
  ☆24Updated 2 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆34Updated last year
• JohnDMcMaster / project2064
  XC2064 bitstream documentation
  ☆16Updated 6 years ago
• Wren6991 / DVI-PMOD
  DVI PMOD adapter (HDMI connector)
  ☆28Updated 3 years ago
• Wren6991 / SmolDVI
  Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs
  ☆26Updated 3 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆48Updated 3 years ago
• hoglet67 / Ice40JupiterAce
  Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)
  ☆12Updated 6 years ago
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆13Updated 4 years ago
• emard / ulx3s-bin
  Quickstart binaries for flashing ULX3S to factory-default state
  ☆25Updated 2 years ago
• emard / Minimig_ECS
  Minimig project example for FleaFPGA Ohm Experimenter Board
  ☆26Updated 2 years ago
• OLIMEX / iCE40HX8K-EVB
  iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs
  ☆34Updated 2 weeks ago
• lawrie / ulx3s_zx_spectrum
  Minimal ZX Spectrum for Ulx3s ECP5 board
  ☆12Updated 4 years ago
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆22Updated 3 years ago
• freecores / rtf8088
  rtf8088
  ☆10Updated 10 years ago
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 4 years ago
• brouhaha / cosmac
  RCA COSMAC CDP1802 functional equivalent CPU core in VHDL
  ☆26Updated 6 years ago
• skiphansen / panog2_nes
  Port of Brian Bennet's NES Emulator for the second generation Panologic thin client
  ☆11Updated 2 years ago
• tdaede / GlasgISA
  ISA card expansion for LPC and Glasgow
  ☆10Updated 5 years ago
• d18c7db / TMS5220_FPGA
  VHDL model of TMS5220 voice synthesizer processor
  ☆19Updated last year
• tomverbeure / arrow_deca
  LED blink example design for the Arrow DECA FPGA board
  ☆15Updated 3 years ago
• hoglet67 / AtomFpga
  Dave's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk
  ☆33Updated last year
• robinsonb5 / ZPUFlex
  A highly-configurable and compact variant of the ZPU processor core
  ☆34Updated 9 years ago
• ClusterM / clujtag-client
  Client for JTAG programmer for AVR microcontrollers
  ☆14Updated 9 months ago
• mkvenkit / ulx3s_examples
  Beginner-friendly Verilog based examples for the ULX3S FPGA board.
  ☆11Updated 2 years ago
• lawrie / ulx3s_cores
  Information on cores available on the Ulx3s ECP5 FPGA board
  ☆14Updated 4 years ago
• n24bass / ice40_8bitworkshop
  "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.
  ☆18Updated 4 years ago
• jacgoudsmit / P1V
  Propeller 1 design and example files to be run on FPGA boards.
  ☆20Updated 5 years ago
• abnoname / iceZ0mb1e
  FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
  ☆54Updated last year