opencompl / mlir-fuzzLinks
A enumerator for MLIR, relying on the information given by IRDL.
☆18Updated 2 weeks ago
Alternatives and similar repositories for mlir-fuzz
Users that are interested in mlir-fuzz are comparing it to the libraries listed below
Sorting:
- A translation validation framework for MLIR☆88Updated 7 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated last month
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 2 years ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆18Updated last month
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆109Updated 2 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 4 months ago
- BTOR2 MLIR project☆26Updated last year
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- Website for CS 265☆30Updated 9 months ago
- UB-aware interpreter for LLVM debugging☆31Updated 2 weeks ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- Embedded Universal DSL: a good DSL for us, by us☆52Updated this week
- FPGA synthesis tool powered by program synthesis☆51Updated 2 weeks ago
- ☆31Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Updated last year
- Example for running IREE in a bare-metal Arm environment.☆39Updated 2 months ago
- ☆17Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 6 months ago
- RTLCheck☆22Updated 7 years ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆24Updated last month
- ☆40Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Updated last month
- ☆28Updated 3 weeks ago
- Tutorial for LLVM Dev Conference 2019.☆15Updated 6 years ago
- Verilog AST☆21Updated last year