Alternatives and similar repositories for RISC-V-Graphical-Datapath-Simulator

Users that are interested in RISC-V-Graphical-Datapath-Simulator are comparing it to the libraries listed below

• siliconcompiler / lambdalib
  Verilog hardware abstraction library
  ☆45Updated last week
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆123Updated 3 weeks ago
• aignacio / nox
  RISC-V Nox core
  ☆71Updated 6 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆95Updated last year
• x-heep / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆239Updated this week
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆311Updated last week
• wavedrom / vcdrom
  VCD viewer
  ☆102Updated 5 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆164Updated 3 months ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆117Updated 6 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆127Updated 7 months ago
• rafaelcalcada / rvx
  32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications
  ☆189Updated last week
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆136Updated this week
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆60Updated 2 weeks ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆66Updated last year
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 2 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆203Updated this week
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆61Updated last month
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆276Updated last week
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆111Updated last week
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆146Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆134Updated 4 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• Learning-Chips-Lab / OpenEye
  The Open Source Hardware Accelerator for Efficient Neural Network Inference
  ☆49Updated last week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆111Updated last week
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆80Updated 2 weeks ago
• opentrng / ptrng
  Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.
  ☆15Updated 3 months ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆35Updated last week
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…
  ☆70Updated this week
• SkillSurf / systemverilog
  SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
  ☆52Updated 10 months ago