chunzhimu / Verilog-HDLLinks
things about Verilog hardware description language
☆17Updated 7 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- ☆70Updated 9 years ago
- UVM实战随书源码☆56Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆151Updated 3 weeks ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆185Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- commit rtl and build cosim env☆36Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- This is for uvm_tb_gen☆46Updated 9 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- ☆65Updated 5 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- ☆78Updated 2 months ago
- ☆44Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆209Updated 5 years ago
- Collect some IC textbooks for learning.☆170Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- This is the repository for the IEEE version of the book☆75Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 2 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- OpenXuantie - OpenE902 Core☆161Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- AHB3-Lite Interconnect☆95Updated last year
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆103Updated 3 years ago