things about Verilog hardware description language
☆19Sep 18, 2018Updated 7 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆56Feb 27, 2026Updated 3 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38May 20, 2026Updated 3 weeks ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 9 months ago
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆18Jul 13, 2021Updated 4 years ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 5 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- stm32 HAL库使用内部RAM模拟U盘升级☆13Dec 4, 2020Updated 5 years ago
- Develop and run MATLAB from nvim☆26Apr 1, 2026Updated 2 months ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated 2 years ago
- ING918XX/ING916XX SDK source code: bundle apis, examples and tools.☆17Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A newbie-friendly, temporary solution that encourages all contributions for long-term and stable use for MT7902 driver on Linux☆13Aug 6, 2024Updated last year
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- opencore config m710q...☆13Feb 5, 2021Updated 5 years ago
- Homebrew 8-bit CPU☆15Jun 4, 2026Updated 2 weeks ago
- Verification IP for UART protocol☆25Aug 3, 2020Updated 5 years ago
- ☆33Nov 7, 2024Updated last year
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆11Apr 29, 2026Updated last month
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago
- ☆22May 18, 2018Updated 8 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆24May 23, 2026Updated 3 weeks ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- ☆14Oct 8, 2021Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆78Jan 15, 2023Updated 3 years ago
- 🥇Repl.it Tasks and Solutions☆17Jan 17, 2020Updated 6 years ago
- 🔥 🔥 🔥 经典排序算法可视化（Python+Java版本）☆20Sep 23, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆22Dec 13, 2024Updated last year
- Assignments of NTHU Course: Parallel Programming☆11Jan 14, 2019Updated 7 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆22Jan 11, 2025Updated last year
- That wraps Lua interpreter in C++ (used to read config files)☆14Apr 23, 2021Updated 5 years ago
- Using TVM to depoly Transformer on CPU and GPU☆11Aug 25, 2021Updated 4 years ago
- Machine Learning on Arduino's Repository☆11Sep 12, 2020Updated 5 years ago
- Parallel implementation of the Advanced Encryption Standard.☆10Nov 13, 2018Updated 7 years ago