chunzhimu / Verilog-HDLLinks
things about Verilog hardware description language
☆17Updated 6 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
Sorting:
- UVM实战随书源码☆51Updated 6 years ago
- Some useful documents of Synopsys☆73Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- ☆64Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- ☆40Updated last year
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AXI总线连接器☆97Updated 5 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆31Updated 4 years ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆24Updated 11 months ago
- my UVM training projects☆33Updated 6 years ago
- ☆36Updated 9 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- ☆63Updated 4 years ago
- AHB3-Lite Interconnect☆89Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- ☆10Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago