things about Verilog hardware description language
☆18Sep 18, 2018Updated 8 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 8 years ago
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆18Jul 13, 2021Updated 5 years ago
- DC-SCM LTPI Reference Implementation☆27Jan 13, 2026Updated 9 months ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated last year
- ☆18Apr 27, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🥇Repl.it Tasks and Solutions☆17Jan 17, 2020Updated 6 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated 3 months ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆11Jun 25, 2019Updated 7 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆58Feb 27, 2026Updated 7 months ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 8 years ago
- ☆19Jun 2, 2025Updated last year
- OpenCore Mac OS EFI configuration☆13Oct 6, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- opencore config m710q...☆13Feb 5, 2021Updated 5 years ago
- ☆34Nov 7, 2024Updated last year
- Final Year Project.☆15Jul 10, 2021Updated 5 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆40May 1, 2022Updated 4 years ago
- ☆22May 18, 2018Updated 8 years ago
- OpenCore for ThinkCentre M710 Tiny (10MQS1V200)☆20Sep 17, 2023Updated 3 years ago
- Parallel implementation of the Advanced Encryption Standard.☆11Nov 13, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆15Nov 12, 2023Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆80Jan 15, 2023Updated 3 years ago
- 🔥 🔥 🔥 经典排序算法可视化（Python+Java版本）☆19Sep 23, 2023Updated 3 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆53Nov 23, 2013Updated 12 years ago
- ☆14Feb 16, 2018Updated 8 years ago
- A real time mask detection system to open and close the door☆13Jul 16, 2022Updated 4 years ago
- Using TVM to depoly Transformer on CPU and GPU☆12Aug 25, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This Repo is meant and maintained to help learners complete the course -- "C-for-Everyone-Programming-Fundamentals-by-University-of-Calif…☆18Feb 3, 2021Updated 5 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Learn C the hard way☆35May 21, 2015Updated 11 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- ☆17May 28, 2024Updated 2 years ago
- ☆15Aug 10, 2023Updated 3 years ago
- ☆31Jun 13, 2021Updated 5 years ago