chunzhimu / Verilog-HDL
things about Verilog hardware description language
☆16Updated 6 years ago
Alternatives and similar repositories for Verilog-HDL:
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
- ☆60Updated 9 years ago
- ☆63Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- UVM实战随书源码☆49Updated 6 years ago
- AHB3-Lite Interconnect☆87Updated 10 months ago
- upgrade to e203 (a risc-v core)☆41Updated 4 years ago
- Some useful documents of Synopsys☆69Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆41Updated 2 years ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- ☆67Updated 3 years ago
- commit rtl and build cosim env☆35Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- my UVM training projects☆32Updated 6 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆93Updated last year
- ☆142Updated last month
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆196Updated last year