chunzhimu / Verilog-HDLLinks
things about Verilog hardware description language
☆17Updated 7 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆165Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆115Updated 4 years ago
- ☆153Updated last week
- AXI总线连接器☆105Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆233Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆72Updated 9 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- An AXI4 crossbar implementation in SystemVerilog☆193Updated 3 months ago
- UVM实战随书源码☆56Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆89Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- HYF's high quality verilog codes☆16Updated 11 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆108Updated 2 years ago
- ☆65Updated 5 years ago
- Some useful documents of Synopsys☆92Updated 4 years ago
- ☆46Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- This is the repository for the IEEE version of the book☆76Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆146Updated last year
- OpenXuantie - OpenE902 Core☆163Updated last year
- ☆74Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆188Updated 7 years ago
- Collect some IC textbooks for learning.☆173Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- AHB3-Lite Interconnect☆107Updated last year