chunzhimu / Verilog-HDLLinks
things about Verilog hardware description language
☆17Updated 7 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
Sorting:
- UVM实战随书源码☆54Updated 6 years ago
- ☆149Updated last week
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- ☆66Updated last week
- Cortex M0 based SoC☆75Updated 4 years ago
- Some useful documents of Synopsys☆83Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆179Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- ☆65Updated 5 years ago
- ☆68Updated 9 years ago
- This is for uvm_tb_gen☆39Updated 7 months ago
- an open source uvm verification platform for e200 (riscv)☆29Updated 7 years ago
- Collect some IC textbooks for learning.☆163Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- ☆73Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆126Updated 7 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆152Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- Reference examples and short projects using UVM Methodology☆280Updated 3 years ago