chunzhimu / Verilog-HDLLinks
things about Verilog hardware description language
☆17Updated 6 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- UVM实战随书源码☆53Updated 6 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- Some useful documents of Synopsys☆77Updated 3 years ago
- ☆148Updated 3 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- ☆52Updated 2 months ago
- Collect some IC textbooks for learning.☆151Updated 2 years ago
- AXI总线连接器☆103Updated 5 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆118Updated 12 years ago
- commit rtl and build cosim env☆36Updated last year
- ☆68Updated 9 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆19Updated 4 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago