chunzhimu / Verilog-HDLLinks
things about Verilog hardware description language
☆17Updated 7 years ago
Alternatives and similar repositories for Verilog-HDL
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
Sorting:
- ☆149Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆221Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- commit rtl and build cosim env☆36Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- UVM实战随书源码☆55Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆203Updated 4 years ago
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- ☆69Updated 9 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆180Updated 7 years ago
- Some useful documents of Synopsys☆87Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆65Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆111Updated 3 years ago
- This is the repository for the IEEE version of the book☆71Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆108Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AMBA AXI VIP☆426Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- AXI总线连接器☆104Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- AHB3-Lite Interconnect☆93Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆281Updated 3 years ago