chunzhimu / Verilog-HDL
things about Verilog hardware description language
☆16Updated 6 years ago
Alternatives and similar repositories for Verilog-HDL:
Users that are interested in Verilog-HDL are comparing it to the libraries listed below
- AXI DMA 32 / 64 bits☆105Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- Some useful documents of Synopsys☆59Updated 3 years ago
- ☆57Updated 9 years ago
- ☆60Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- upgrade to e203 (a risc-v core)☆39Updated 4 years ago
- UVM实战随书源码☆47Updated 6 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- AXI总线连接器☆93Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆94Updated 3 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- AXI协议规范中文翻译版☆137Updated 2 years ago
- my UVM training projects☆29Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆58Updated last year
- ahb scram controller, design and verification☆27Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆130Updated 2 months ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- AHB3-Lite Interconnect☆83Updated 8 months ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆88Updated last year
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆33Updated 3 years ago
- This is the repository for the IEEE version of the book☆53Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 6 years ago