jaeyangp / 2014_ucsc_fpgaLinks
2014 UCSC Extension FPGA class
☆18Updated 10 years ago
Alternatives and similar repositories for 2014_ucsc_fpga
Users that are interested in 2014_ucsc_fpga are comparing it to the libraries listed below
Sorting:
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- SPI Master Core clone from OpenCores☆11Updated 12 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- FPGA Logic Analyzer and GUI☆143Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago
- ☆107Updated 2 years ago
- UART 16550 core☆37Updated 11 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆44Updated 8 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Many peripherals in Verilog ready to use☆39Updated 10 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆69Updated 3 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆32Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- I2C slave Verilog Design and TestBench☆25Updated 6 years ago
- RISC V core implementation using Verilog.☆27Updated 4 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆36Updated 6 months ago
- Verilog UART☆184Updated 12 years ago