iscas-tis / riscv-spec-coreLinks
Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
☆14Updated this week
Alternatives and similar repositories for riscv-spec-core
Users that are interested in riscv-spec-core are comparing it to the libraries listed below
Sorting:
- ☆19Updated 10 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- Formal verification tools for Chisel and RISC-V☆13Updated 11 months ago
- ☆14Updated 2 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- BTOR2 MLIR project☆25Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Reasoning LLMs optimized for Chisel code generation☆14Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 7 months ago
- ☆18Updated 11 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last week
- RTLCheck☆22Updated 6 years ago
- ☆11Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- ☆33Updated 2 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- Split large FIRRTL into separated modules for incremental compilation.☆10Updated 3 years ago
- ☆12Updated 8 months ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- RISC-V Formal in Chisel☆11Updated last year
- ☆14Updated 2 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago