iscas-tis / riscv-spec-core
Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
☆13Updated last month
Alternatives and similar repositories for riscv-spec-core:
Users that are interested in riscv-spec-core are comparing it to the libraries listed below
- ☆18Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated last month
- Formal verification tools for Chisel and RISC-V☆14Updated 9 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 2 months ago
- BTOR2 MLIR project☆25Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆12Updated 7 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- ☆17Updated 3 years ago
- ☆13Updated 3 weeks ago
- Split large FIRRTL into separated modules for incremental compilation.☆10Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆31Updated this week
- ☆17Updated 10 months ago
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- ☆10Updated 5 years ago
- An advanced circuit-based sat solver☆18Updated last month
- ☆32Updated 3 weeks ago
- A Hardware Pipeline Description Language☆43Updated last year
- A Flexible Cache Architectural Simulator☆14Updated 4 months ago
- Hardware Formal Verification Tool☆44Updated last week
- ☆11Updated 3 years ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 4 months ago
- RISC-V Formal in Chisel☆11Updated last year
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week