Alternatives and similar repositories for rowhammer

Users that are interested in rowhammer are comparing it to the libraries listed below

• vusec / xlate
  Code to evaluate XLATE attacks as well existing cache attacks.
  ☆31Updated 7 years ago
• isec-tugraz / flush_flush
  This repository contains examples of Flush+Flush cache attacks
  ☆169Updated 4 years ago
• isec-tugraz / cache_template_attacks
  This repository contains several tools to perform Cache Template Attacks
  ☆164Updated 2 months ago
• isec-tugraz / drama
  This repository contains examples of DRAMA reverse-engineering and side-channel attacks
  ☆194Updated 8 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆57Updated 6 years ago
• defuse / flush-reload-attacks
  ☆197Updated last year
• DanGe42 / flush-reload
  [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack
  ☆63Updated 8 years ago
• flowyroll / uarchsec
  ☆48Updated 7 years ago
• johnwilander / RIPE
  Buffer overflow testbed, research paper published at ACSAC 2011
  ☆93Updated 8 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆61Updated 5 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆22Updated 4 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆16Updated 5 years ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆107Updated 4 years ago
• sslab-gatech / hdfi
  Hardware-assisted Data-flow Isolation
  ☆29Updated 8 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆53Updated 6 years ago
• impedimentToProgress / A2
  ☆14Updated 8 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆56Updated 3 years ago
• UzL-ITS / Spoiler
  Code examples and paper for the Spoiler-Attack
  ☆17Updated 6 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆28Updated 7 months ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 4 months ago
• vusec / hammertime
  ☆153Updated 7 years ago
• 0x5ec1ab / rowhammer_armv8
  Trigger the rowhammer bug on ARMv8
  ☆34Updated 6 years ago
• efeslab / dolma
  ☆14Updated 4 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• tudinfse / sgxbounds
  SGXBounds: Memory Safety for Shielded Execution (compiler pass and runtime)
  ☆33Updated 8 years ago
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆54Updated 6 years ago
• jcb82 / aes_cache
  Research code to perform AES timing attacks circa 2006
  ☆15Updated 11 years ago
• vusec / tlbdr
  ☆17Updated 3 years ago
• isec-tugraz / flipfloyd
  Tools for "Another Flip in the Wall"
  ☆41Updated 7 years ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 6 years ago