zaweke / rowhammer

Related projects: ⓘ

• vusec / xlate
  Code to evaluate XLATE attacks as well existing cache attacks.
  ☆29Updated 6 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆40Updated 5 years ago
• flowyroll / uarchsec
  ☆43Updated 5 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆45Updated 5 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆57Updated 4 years ago
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆18Updated 4 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆13Updated 4 years ago
• DanGe42 / flush-reload
  [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack
  ☆57Updated 6 years ago
• IAIK / cache_template_attacks
  This repository contains several tools to perform Cache Template Attacks
  ☆137Updated last year
• eepalms / gem5-newcache
  New Cache implementation using Gem5
  ☆13Updated 10 years ago
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆10Updated 5 years ago
• heartever / primeprobe
  prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave
  ☆15Updated 5 years ago
• IAIK / flush_flush
  This repository contains examples of Flush+Flush cache attacks
  ☆152Updated 2 years ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆95Updated 3 years ago
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆13Updated 5 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆27Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated this week
• compsec-snu / specdoctor
  ☆18Updated last year
• johnwilander / RIPE
  Buffer overflow testbed, research paper published at ACSAC 2011
  ☆88Updated 7 years ago
• Secure-AI-Systems-Group / Mastik
  GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/
  ☆34Updated 5 years ago
• IAIK / flipfloyd
  Tools for "Another Flip in the Wall"
  ☆35Updated 6 years ago
• vernamlab / CacheZoom
  ☆14Updated 7 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆41Updated 2 years ago
• cwfletcher / stt
  ☆34Updated 3 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆26Updated last year
• UzL-ITS / Spoiler
  Code examples and paper for the Spoiler-Attack
  ☆16Updated 5 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 5 years ago