Alternatives and similar repositories for rowhammer

Users that are interested in rowhammer are comparing it to the libraries listed below

• vusec / xlate
  Code to evaluate XLATE attacks as well existing cache attacks.
  ☆31Updated 6 years ago
• isec-tugraz / flush_flush
  This repository contains examples of Flush+Flush cache attacks
  ☆164Updated 3 years ago
• isec-tugraz / cache_template_attacks
  This repository contains several tools to perform Cache Template Attacks
  ☆154Updated last year
• isec-tugraz / drama
  This repository contains examples of DRAMA reverse-engineering and side-channel attacks
  ☆185Updated 7 years ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆53Updated 5 years ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆104Updated 4 years ago
• UzL-ITS / Spoiler
  Code examples and paper for the Spoiler-Attack
  ☆16Updated 6 years ago
• defuse / flush-reload-attacks
  ☆193Updated last year
• DanGe42 / flush-reload
  [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack
  ☆63Updated 7 years ago
• johnwilander / RIPE
  Buffer overflow testbed, research paper published at ACSAC 2011
  ☆92Updated 8 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆60Updated 5 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆15Updated 5 years ago
• vusec / hammertime
  ☆149Updated 6 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆52Updated 3 years ago
• isec-tugraz / flipfloyd
  Tools for "Another Flip in the Wall"
  ☆38Updated 7 years ago
• tudinfse / sgxbounds
  SGXBounds: Memory Safety for Shielded Execution (compiler pass and runtime)
  ☆33Updated 8 years ago
• CMU-SAFARI / rowhammer
  Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…
  ☆228Updated 9 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆49Updated 6 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• sslab-gatech / hdfi
  Hardware-assisted Data-flow Isolation
  ☆27Updated 7 years ago
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆14Updated 5 years ago
• nagnagnet / PrimeProbe
  ☆19Updated 7 years ago
• eepalms / gem5-newcache
  New Cache implementation using Gem5
  ☆13Updated 11 years ago
• efeslab / dolma
  ☆13Updated 4 years ago
• cwfletcher / stt
  ☆35Updated 4 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated last month
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆19Updated 5 years ago
• vernamlab / CacheZoom
  ☆16Updated 8 years ago